f39748ae8e
- Add support for the Logic Zoom LH7A40x based SDK board(s),
specifically the LPD7A400.
* Patches by Robert Schwebel, 15 May 2004:
- call MAC address reading code also for SMSC91C111;
- make SMSC91C111 timeout configurable, remove duplicate code
- fix get_timer() for PXA
- update doc/README.JFFS2
- use "bootfile" env variable also for jffs2
94 lines
3.1 KiB
C
94 lines
3.1 KiB
C
/*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
/*
|
|
* lh7a400 SoC interface
|
|
*/
|
|
|
|
#ifndef __LH7A400_H__
|
|
#define __LH7A400_H__
|
|
|
|
#include "lh7a40x.h"
|
|
|
|
/* Interrupt Controller (userguide 8.2.1) */
|
|
typedef struct {
|
|
volatile u32 intsr;
|
|
volatile u32 intrsr;
|
|
volatile u32 intens;
|
|
volatile u32 intenc;
|
|
volatile u32 rsvd1;
|
|
volatile u32 rsvd2;
|
|
volatile u32 rsvd3;
|
|
} /*__attribute__((__packed__))*/ lh7a400_interrupt_t;
|
|
#define LH7A400_INTERRUPT_BASE (0x80000500)
|
|
#define LH7A400_INTERRUPT_PTR(name) lh7a400_interrupt_t* name = (lh7a400_interrupt_t*) LH7A400_INTERRUPT_BASE
|
|
|
|
/* (DMA) Direct Memory Access Controller (userguide 9.2.1) */
|
|
typedef struct {
|
|
volatile u32 maxcnt;
|
|
volatile u32 base;
|
|
volatile u32 current;
|
|
volatile u32 rsvd1;
|
|
} lh7a400_dmabuf_t;
|
|
|
|
typedef struct {
|
|
volatile u32 control;
|
|
volatile u32 interrupt;
|
|
volatile u32 rsvd1;
|
|
volatile u32 status;
|
|
volatile u32 rsvd2;
|
|
volatile u32 remain;
|
|
volatile u32 rsvd3;
|
|
volatile u32 rsvd4;
|
|
lh7a400_dmabuf_t buf[2];
|
|
} /*__attribute__((__packed__))*/ lh7a400_dmachan_t;
|
|
|
|
typedef struct {
|
|
lh7a400_dmachan_t chan[15];
|
|
volatile u32 glblint;
|
|
volatile u32 rsvd1;
|
|
volatile u32 rsvd2;
|
|
volatile u32 rsvd3;
|
|
} /*__attribute__((__packed__))*/ lh7a400_dma_t;
|
|
#define LH7A400_DMA_BASE (0x80002800)
|
|
#define DMA_USBTX_OFFSET (0x000)
|
|
#define DMA_USBRX_OFFSET (0x040)
|
|
#define DMA_MMCTX_OFFSET (0x080)
|
|
#define DMA_MMCRX_OFFSET (0x0C0)
|
|
#define DMA_AC97_BASE (0x80002A00)
|
|
|
|
#define LH7A400_DMA_PTR(name) lh7a400_dma_t* name = (lh7a400_dma_t*) LH7A400_DMA_BASE
|
|
#define LH7A400_DMA_USBTX(name) \
|
|
lh7a400_dmachan_t* name = (lh7a400_dmachan_t*) (LH7A400_DMA_BASE + DMA_USBTX_OFFSET)
|
|
#define LH7A400_DMA_USBRX(name) \
|
|
lh7a400_dmachan_t* name = (lh7a400_dmachan_t*) (LH7A400_DMA_BASE + DMA_USBRX_OFFSET)
|
|
#define LH7A400_DMA_MMCTX(name) \
|
|
lh7a400_dmachan_t* name = (lh7a400_dmachan_t*) (LH7A400_DMA_BASE + DMA_MMCTX_OFFSET)
|
|
#define LH7A400_DMA_MMCRX(name) \
|
|
lh7a400_dmachan_t* name = (lh7a400_dmachan_t*) (LH7A400_DMA_BASE + DMA_MMCRX_OFFSET)
|
|
#define LH7A400_AC97RX(name,n) \
|
|
lh7a400_dmachan_t* name = (lh7a400_dmachan_t*) (LH7A400_AC97_BASE + \
|
|
((2*n) * sizeof(lh7a400_dmachan_t)))
|
|
#define LH7A400_AC97TX(name,n) \
|
|
lh7a400_dmachan_t* name = (lh7a400_dmachan_t*) (LH7A400_AC97_BASE + \
|
|
(((2*n)+1) * sizeof(lh7a400_dmachan_t)))
|
|
|
|
#endif /* __LH7A400_H__ */
|