leandrof/u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
ee8b1e2959
u-boot/arch/mips/cpu
History
Gabor Juhos ee8b1e2959 MIPS: mips32/cache.S: store cache line size in t8 register 
Synchronize the code with mips64/cache.S, in order to
allow further unifications.

Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
Cc: Daniel Schwierzeck <daniel.schwierzeck@googlemail.com>
2013-07-24 09:51:07 -04:00
..
mips32 MIPS: mips32/cache.S: store cache line size in t8 register 2013-07-24 09:51:07 -04:00
mips64 MIPS: mips64/interrupt.c: remove superfluous include 2013-07-24 09:51:05 -04:00
xburst MIPS: xburst/start.S: rework relocation info check 2013-07-24 09:51:06 -04:00
u-boot.lds Add GPL-2.0+ SPDX-License-Identifier to source files 2013-07-24 09:44:38 -04:00