c2ae7d8220
Move the SPL settings into common/spl where most of the SPL code is kept. Signed-off-by: Simon Glass <sjg@chromium.org>
47 lines
1014 B
Plaintext
47 lines
1014 B
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARCH_SOCFPGA=y
|
|
CONFIG_TARGET_SOCFPGA_SR1500=y
|
|
CONFIG_SPL_STACK_R_ADDR=0x00800000
|
|
CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_sr1500"
|
|
CONFIG_FIT=y
|
|
CONFIG_VERSION_VARIABLE=y
|
|
CONFIG_SPL=y
|
|
CONFIG_SPL_SYS_MALLOC_SIMPLE=y
|
|
CONFIG_SPL_STACK_R=y
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_CMD_BOOTZ=y
|
|
# CONFIG_CMD_IMLS is not set
|
|
CONFIG_CMD_ASKENV=y
|
|
CONFIG_CMD_GREPENV=y
|
|
CONFIG_CMD_MEMTEST=y
|
|
# CONFIG_CMD_FLASH is not set
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_SF=y
|
|
CONFIG_CMD_SPI=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_DHCP=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_CMD_TIME=y
|
|
CONFIG_CMD_EXT4=y
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
CONFIG_CMD_FAT=y
|
|
CONFIG_CMD_FS_GENERIC=y
|
|
CONFIG_SPL_DM=y
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DWAPB_GPIO=y
|
|
CONFIG_SYS_I2C_DW=y
|
|
CONFIG_DM_MMC=y
|
|
CONFIG_SPI_FLASH=y
|
|
CONFIG_SPI_FLASH_BAR=y
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
|
|
CONFIG_DM_ETH=y
|
|
CONFIG_ETH_DESIGNWARE=y
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_CADENCE_QSPI=y
|
|
CONFIG_USE_TINY_PRINTF=y
|