7679afbfe3
CONFIG_ENV_OVERWRITE disables write protection on various environment variables like "ethaddr" and "serial". Enable this config in LS1046A and LS1012A defconfigs. This resolves an error while setting multiple values of "ethaddr" variable. Before the change: => setenv ethaddr 00:E0:0C:00:06:0 => setenv ethaddr 00:E0:0C:00:06:1 Error: Can't overwrite "ethaddr" Error inserting "ethaddr" variable, errno=1 After the change: => setenv ethaddr 00:E0:0C:00:06:0 => setenv ethaddr 00:E0:0C:00:06:1 Signed-off-by: Kuldeep Singh <kuldeep.singh@nxp.com> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
84 lines
2.4 KiB
Plaintext
84 lines
2.4 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_TARGET_LS1046AQDS=y
|
|
CONFIG_TFABOOT=y
|
|
CONFIG_SYS_TEXT_BASE=0x82000000
|
|
CONFIG_NR_DRAM_BANKS=2
|
|
CONFIG_ENV_SIZE=0x2000
|
|
CONFIG_ENV_OFFSET=0x500000
|
|
CONFIG_ENV_SECT_SIZE=0x10000
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT=y
|
|
CONFIG_SEC_FIRMWARE_ARMV8_PSCI=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1046a-qds-duart"
|
|
CONFIG_AHCI=y
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_BOOTDELAY=10
|
|
CONFIG_USE_BOOTARGS=y
|
|
CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:4m(nand_uboot),36m(nand_kernel),472m(nand_free);spi0.0:2m(uboot),14m(free)"
|
|
# CONFIG_USE_BOOTCOMMAND is not set
|
|
CONFIG_MISC_INIT_R=y
|
|
CONFIG_CMD_BOOTZ=y
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_CMD_GREPENV=y
|
|
CONFIG_CMD_MEMINFO=y
|
|
CONFIG_CMD_MEMTEST=y
|
|
CONFIG_SYS_MEMTEST_START=0x80000000
|
|
CONFIG_SYS_MEMTEST_END=0x9fffffff
|
|
CONFIG_CMD_GPT=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_NAND=y
|
|
CONFIG_CMD_PCI=y
|
|
CONFIG_CMD_USB=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_MP=y
|
|
CONFIG_MTDPARTS_DEFAULT="mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:4m(nand_uboot),36m(nand_kernel),472m(nand_free);spi0.0:2m(uboot),14m(free)"
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_ENV_IS_IN_FLASH=y
|
|
CONFIG_ENV_IS_IN_MMC=y
|
|
CONFIG_ENV_IS_IN_NAND=y
|
|
CONFIG_ENV_IS_IN_SPI_FLASH=y
|
|
CONFIG_USE_ENV_SPI_BUS=y
|
|
CONFIG_ENV_SPI_BUS=0
|
|
CONFIG_ENV_ADDR=0x40500000
|
|
CONFIG_DM=y
|
|
CONFIG_SATA_CEVA=y
|
|
CONFIG_FSL_CAAM=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_DM_MMC=y
|
|
CONFIG_FSL_ESDHC=y
|
|
CONFIG_MTD=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_MTD_RAW_NAND=y
|
|
CONFIG_SF_DEFAULT_BUS=1
|
|
# CONFIG_SPI_FLASH_BAR is not set
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
|
CONFIG_PHYLIB=y
|
|
CONFIG_PHYLIB_10G=y
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_PHY_VITESSE=y
|
|
CONFIG_E1000=y
|
|
CONFIG_FMAN_ENET=y
|
|
CONFIG_PCI=y
|
|
CONFIG_DM_PCI=y
|
|
CONFIG_DM_PCI_COMPAT=y
|
|
CONFIG_PCIE_LAYERSCAPE_RC=y
|
|
CONFIG_PCIE_LAYERSCAPE_EP=y
|
|
CONFIG_DM_SCSI=y
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_SPI=y
|
|
CONFIG_DM_SPI=y
|
|
CONFIG_FSL_DSPI=y
|
|
CONFIG_FSL_QSPI=y
|
|
CONFIG_USB=y
|
|
CONFIG_DM_USB=y
|
|
CONFIG_USB_XHCI_HCD=y
|
|
CONFIG_USB_XHCI_DWC3=y
|
|
CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
|