5e2400e8f8
We can write the configuration table in last_stage_init() for all x86 boards, but not with coreboot since coreboot already has them. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org>
31 lines
530 B
C
31 lines
530 B
C
/*
|
|
* Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/tables.h>
|
|
|
|
u8 table_compute_checksum(void *v, int len)
|
|
{
|
|
u8 *bytes = v;
|
|
u8 checksum = 0;
|
|
int i;
|
|
|
|
for (i = 0; i < len; i++)
|
|
checksum -= bytes[i];
|
|
|
|
return checksum;
|
|
}
|
|
|
|
void write_tables(void)
|
|
{
|
|
u32 __maybe_unused rom_table_end = ROM_TABLE_ADDR;
|
|
|
|
#if CONFIG_GENERATE_PIRQ_TABLE
|
|
rom_table_end = write_pirq_routing_table(rom_table_end);
|
|
rom_table_end = ALIGN(rom_table_end, 1024);
|
|
#endif
|
|
}
|