43581c8338
Since, not every board may have all memory channels configured and all available banks of DMC used, we wish to refactor configs for Memory Bank size and numbers as per board memory config. For Example, Peach-Pit has 2GB memory and will be using only 4 banks but Peach-Pi has 3.5GB memory and will be using all 7 available SDRAM banks. Signed-off-by: Akshay Saraswat <akshay.s@samsung.com> Acked-by: Simon Glass <sjg@chromium.org> Tested-by: Simon Glass <sjg@chromium.org> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
64 lines
1.6 KiB
C
64 lines
1.6 KiB
C
/*
|
|
* Copyright (C) 2013 Samsung Electronics
|
|
*
|
|
* Configuration settings for the SAMSUNG EXYNOS5420 SoC
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_EXYNOS5420_H
|
|
#define __CONFIG_EXYNOS5420_H
|
|
|
|
#define CONFIG_EXYNOS5420
|
|
/* A variant of Exynos5420 (Exynos5 Family) */
|
|
#define CONFIG_EXYNOS5800
|
|
|
|
#define CONFIG_ENV_IS_IN_SPI_FLASH
|
|
#define CONFIG_SPI_FLASH
|
|
#define CONFIG_ENV_SPI_BASE 0x12D30000
|
|
#define FLASH_SIZE (0x4 << 20)
|
|
#define CONFIG_ENV_OFFSET (FLASH_SIZE - CONFIG_BL2_SIZE)
|
|
#define CONFIG_SPI_BOOTING
|
|
|
|
#include <configs/exynos5-common.h>
|
|
|
|
#define CONFIG_ARCH_EARLY_INIT_R
|
|
|
|
#define MACH_TYPE_SMDK5420 8002
|
|
#define CONFIG_MACH_TYPE MACH_TYPE_SMDK5420
|
|
|
|
#define CONFIG_VAR_SIZE_SPL
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x20000000
|
|
#define CONFIG_SYS_TEXT_BASE 0x23E00000
|
|
#ifdef CONFIG_VAR_SIZE_SPL
|
|
#define CONFIG_SPL_TEXT_BASE 0x02024410
|
|
#else
|
|
#define CONFIG_SPL_TEXT_BASE 0x02024400
|
|
#endif
|
|
#define CONFIG_IRAM_TOP 0x02074000
|
|
|
|
#define CONFIG_SPL_MAX_FOOTPRINT (30 * 1024)
|
|
|
|
#define CONFIG_DEVICE_TREE_LIST "exynos5800-peach-pi" \
|
|
"exynos5420-peach-pit exynos5420-smdk5420"
|
|
|
|
#define CONFIG_MAX_I2C_NUM 11
|
|
|
|
#define CONFIG_BOARD_REV_GPIO_COUNT 2
|
|
|
|
#define CONFIG_BOOTCOMMAND "mmc read 20007000 451 2000; bootm 20007000"
|
|
|
|
#define CONFIG_SYS_USB_XHCI_MAX_ROOT_PORTS 2
|
|
|
|
/*
|
|
* Put the initial stack pointer 1KB below this to allow room for the
|
|
* SPL marker. This value is arbitrary, but gd_t is placed starting here.
|
|
*/
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_IRAM_TOP - 0x800)
|
|
|
|
/* Miscellaneous configurable options */
|
|
#define CONFIG_DEFAULT_CONSOLE "console=ttySAC1,115200n8\0"
|
|
|
|
#endif /* __CONFIG_EXYNOS5420_H */
|