1ab896479c
clk command provides an option to see actual clock setting. Signed-off-by: Michal Simek <michal.simek@xilinx.com>
49 lines
1.1 KiB
Plaintext
49 lines
1.1 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARCH_ZYNQMP=y
|
|
CONFIG_SYS_TEXT_BASE=0x8000000
|
|
CONFIG_SYS_MALLOC_F_LEN=0x8000
|
|
CONFIG_IDENT_STRING=" Xilinx ZynqMP ZC1751 xm018 dc4"
|
|
CONFIG_DEFAULT_DEVICE_TREE="zynqmp-zc1751-xm018-dc4"
|
|
CONFIG_DEBUG_UART=y
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_FIT=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_SPL_LOAD_FIT=y
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
|
# CONFIG_DISPLAY_BOARDINFO is not set
|
|
CONFIG_SPL=y
|
|
CONFIG_SPL_OS_BOOT=y
|
|
CONFIG_SYS_PROMPT="ZynqMP> "
|
|
CONFIG_CMD_MEMTEST=y
|
|
CONFIG_CMD_CLK=y
|
|
# CONFIG_CMD_FLASH is not set
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_TFTPPUT=y
|
|
CONFIG_CMD_TIME=y
|
|
CONFIG_CMD_TIMER=y
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
# CONFIG_SPL_ISO_PARTITION is not set
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
CONFIG_OF_EMBED=y
|
|
CONFIG_ENV_IS_IN_FAT=y
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_SPL_DM=y
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
|
CONFIG_FPGA_XILINX=y
|
|
CONFIG_FPGA_ZYNQMPPL=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_SYS_I2C_CADENCE=y
|
|
CONFIG_DM_MMC=y
|
|
CONFIG_MMC_SDHCI=y
|
|
CONFIG_MMC_SDHCI_ZYNQ=y
|
|
CONFIG_DM_ETH=y
|
|
CONFIG_PHY_GIGE=y
|
|
CONFIG_ZYNQ_GEM=y
|
|
CONFIG_DEBUG_UART_ZYNQ=y
|
|
CONFIG_DEBUG_UART_BASE=0xff000000
|
|
CONFIG_DEBUG_UART_CLOCK=100000000
|
|
CONFIG_DEBUG_UART_ANNOUNCE=y
|
|
CONFIG_ZYNQ_SERIAL=y
|