| .. |
|
altera
|
clk: socfpga: replace dm_fdt_pre_reloc by dm_ofnode_pre_reloc
|
2019-04-11 20:10:05 -06:00 |
|
analogbits
|
clk: sifive: Sync-up WRPLL library with upstream Linux
|
2019-07-19 14:24:51 +08:00 |
|
aspeed
|
aspeed: ast2500: fix D2-PLL clock setting in RGMII mode
|
2018-11-05 10:41:58 -06:00 |
|
at91
|
clk: at91: replace dm_fdt_pre_reloc by dm_ofnode_pre_reloc
|
2019-04-11 20:10:05 -06:00 |
|
exynos
|
clk: Remove DM_FLAG_PRE_RELOC flag in various drivers
|
2018-11-14 09:16:28 -08:00 |
|
imx
|
clk: imx: gate2 add set rate
|
2019-07-31 09:20:51 +02:00 |
|
mediatek
|
clk: MediaTek: add hifsys entry for MT7623 SoC.
|
2019-08-07 15:31:03 -04:00 |
|
meson
|
clk: meson: remove duplicate logic
|
2019-07-31 12:11:04 +02:00 |
|
mvebu
|
clk: armada-37xx-periph: Support changing clock parent and rate
|
2018-09-19 08:59:26 +02:00 |
|
owl
|
clk: Remove DM_FLAG_PRE_RELOC flag in various drivers
|
2018-11-14 09:16:28 -08:00 |
|
renesas
|
clk: renesas: Add R8A77980 V3H clock tables
|
2019-08-09 23:15:01 +02:00 |
|
rockchip
|
rockchip: rk3188: init CPU freq in clock driver
|
2019-07-29 10:25:27 +08:00 |
|
sifive
|
clk: sifive: Drop GEMGXL clock driver
|
2019-07-19 14:24:51 +08:00 |
|
sunxi
|
sunxi: clocks: Add H6 USB clock gates and resets
|
2019-07-16 17:13:15 +05:30 |
|
tegra
|
drivers: cosmetic: Convert SPDX license tags to Linux Kernel style
|
2018-10-28 09:26:39 -04:00 |
|
uniphier
|
clk: uniphier: add EMMC clock for LD11, LD20, and PXs3
|
2019-07-10 22:41:55 +09:00 |
|
clk_bcm6345.c
|
clk: bcm6345: convert to use live dt
|
2018-06-01 15:56:02 +02:00 |
|
clk_boston.c
|
SPDX: Convert all of our single license tags to Linux Kernel style
|
2018-05-07 09:34:12 -04:00 |
|
clk_fixed_factor.c
|
clk: Remove clock ID check in .get_rate() of clk_fixed_*
|
2019-07-19 14:50:30 +02:00 |
|
clk_fixed_rate.c
|
clk: fixed_rate: export clk_fixed_rate
|
2019-07-31 09:20:51 +02:00 |
|
clk_pic32.c
|
clk: Remove DM_FLAG_PRE_RELOC flag in various drivers
|
2018-11-14 09:16:28 -08:00 |
|
clk_sandbox_ccf.c
|
clk: sandbox: add composite clk
|
2019-07-31 09:20:51 +02:00 |
|
clk_sandbox_test.c
|
clk: add clk_valid()
|
2018-08-03 19:53:10 -04:00 |
|
clk_sandbox.c
|
SPDX: Convert all of our single license tags to Linux Kernel style
|
2018-05-07 09:34:12 -04:00 |
|
clk_stm32f.c
|
clk: clk_stm32f: Use PLLSAIP as USB 48MHz clock
|
2018-05-08 09:07:34 -04:00 |
|
clk_stm32h7.c
|
SPDX: Convert all of our single license tags to Linux Kernel style
|
2018-05-07 09:34:12 -04:00 |
|
clk_stm32mp1.c
|
clk: stm32mp1: Add RTC clock entry
|
2019-07-22 11:04:52 +02:00 |
|
clk_vexpress_osc.c
|
misc: Update read() and write() methods to return bytes xfered
|
2018-11-20 19:14:22 -07:00 |
|
clk_zynq.c
|
ARM: zynq: Add missing i2c get_rate for fixing i2c SPL
|
2019-04-16 11:51:34 +02:00 |
|
clk_zynqmp.c
|
clk: zynqmp: Fixed the same if/else part error reported by coverity
|
2018-07-19 10:49:53 +02:00 |
|
clk-composite.c
|
clk: add composite clk support
|
2019-07-31 09:20:51 +02:00 |
|
clk-divider.c
|
clk: divider set rate supporrt
|
2019-07-31 09:20:51 +02:00 |
|
clk-fixed-factor.c
|
clk: Port Linux common clock framework [CCF] for imx6q to U-boot (tag: v5.1.12)
|
2019-07-19 14:50:30 +02:00 |
|
clk-gate.c
|
clk: gate: support sandbox
|
2019-07-31 09:20:51 +02:00 |
|
clk-hsdk-cgu.c
|
Remove unnecessary instances of DECLARE_GLOBAL_DATA_PTR
|
2018-04-27 14:54:48 -04:00 |
|
clk-mux.c
|
clk: mux: add set parent support
|
2019-07-31 09:20:51 +02:00 |
|
clk-ti-sci.c
|
clk: Introduce TI System Control Interface (TI SCI) clock driver
|
2018-09-11 08:32:55 -04:00 |
|
clk-uclass.c
|
dm: clk: ignore default settings when node not valid
|
2019-07-31 09:20:51 +02:00 |
|
clk.c
|
clk: introduce clk_dev_binded
|
2019-07-31 09:20:51 +02:00 |
|
ics8n3qv01.c
|
clk: Add ICS8N3QV01 driver
|
2018-05-08 18:50:23 -04:00 |
|
Kconfig
|
clk: add composite clk support
|
2019-07-31 09:20:51 +02:00 |
|
Makefile
|
clk: add composite clk support
|
2019-07-31 09:20:51 +02:00 |
|
mpc83xx_clk.c
|
mpc83xx_clk: Add enable method
|
2019-05-21 07:52:34 +02:00 |
|
mpc83xx_clk.h
|
clk: Add MPC83xx clock driver
|
2018-09-18 00:01:18 -06:00 |
ca6da6dd93