t102x: dts: Added PCIe DT nodes
T102x integrated 3 PCIe controllers, which is compatible with the PCI Express™ Base Specification, Revision 2.0, and this patch is to add DT node for each PCIe controller. Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
This commit is contained in:
parent
a8c79f6189
commit
efd7d712dd
@ -49,4 +49,40 @@
|
||||
clock-frequency = <0x0>;
|
||||
};
|
||||
};
|
||||
|
||||
pcie@ffe240000 {
|
||||
compatible = "fsl,pcie-t102x", "fsl,pcie-fsl-qoriq";
|
||||
reg = <0xf 0xfe240000 0x0 0x1000>; /* registers */
|
||||
law_trgt_if = <0>;
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
device_type = "pci";
|
||||
bus-range = <0x0 0xff>;
|
||||
ranges = <0x01000000 0x0 0x00000000 0xf 0xf8000000 0x0 0x00010000 /* downstream I/O */
|
||||
0x02000000 0x0 0xe0000000 0xc 0x00000000 0x0 0x10000000>; /* non-prefetchable memory */
|
||||
};
|
||||
|
||||
pcie@ffe250000 {
|
||||
compatible = "fsl,pcie-t102x", "fsl,pcie-fsl-qoriq";
|
||||
reg = <0xf 0xfe250000 0x0 0x1000>; /* registers */
|
||||
law_trgt_if = <1>;
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
device_type = "pci";
|
||||
bus-range = <0x0 0xff>;
|
||||
ranges = <0x01000000 0x0 0x00000000 0xf 0xf8010000 0x0 0x00010000 /* downstream I/O */
|
||||
0x02000000 0x0 0xe0000000 0xc 0x10000000 0x0 0x10000000>; /* non-prefetchable memory */
|
||||
};
|
||||
|
||||
pcie@ffe260000 {
|
||||
compatible = "fsl,pcie-t102x", "fsl,pcie-fsl-qoriq";
|
||||
reg = <0xf 0xfe260000 0x0 0x1000>; /* registers */
|
||||
law_trgt_if = <2>;
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
device_type = "pci";
|
||||
bus-range = <0x0 0xff>;
|
||||
ranges = <0x01000000 0x0 0x00000000 0xf 0xf8020000 0x0 0x00010000 /* downstream I/O */
|
||||
0x02000000 0x0 0xe0000000 0xc 0x20000000 0x0 0x10000000>; /* non-prefetchable memory */
|
||||
};
|
||||
};
|
||||
|
Loading…
Reference in New Issue
Block a user