x86: quark: Enable on-chip ethernet controllers
Intel Quark SoC integrates two 10/100 ethernet controllers which can be connected to an external RMII PHY. The MAC IP is from Designware. Enable this support with the existing U-Boot Designware MAC driver so that the ethernet port on Intel Galileo board can be used. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
parent
83d9712e70
commit
e4ad6031a7
@ -6,6 +6,8 @@
|
||||
|
||||
#include <common.h>
|
||||
#include <mmc.h>
|
||||
#include <netdev.h>
|
||||
#include <phy.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/pci.h>
|
||||
#include <asm/post.h>
|
||||
@ -116,3 +118,20 @@ int cpu_mmc_init(bd_t *bis)
|
||||
return pci_mmc_init("Quark SDHCI", mmc_supported,
|
||||
ARRAY_SIZE(mmc_supported));
|
||||
}
|
||||
|
||||
int cpu_eth_init(bd_t *bis)
|
||||
{
|
||||
u32 base;
|
||||
int ret0, ret1;
|
||||
|
||||
pci_read_config_dword(QUARK_EMAC0, PCI_BASE_ADDRESS_0, &base);
|
||||
ret0 = designware_initialize(base, PHY_INTERFACE_MODE_RMII);
|
||||
|
||||
pci_read_config_dword(QUARK_EMAC1, PCI_BASE_ADDRESS_0, &base);
|
||||
ret1 = designware_initialize(base, PHY_INTERFACE_MODE_RMII);
|
||||
|
||||
if (ret0 < 0 && ret1 < 0)
|
||||
return -1;
|
||||
else
|
||||
return 0;
|
||||
}
|
||||
|
@ -57,4 +57,9 @@
|
||||
#define CONFIG_MMC_SDMA
|
||||
#define CONFIG_CMD_MMC
|
||||
|
||||
/* 10/100M Ethernet support */
|
||||
#define CONFIG_DESIGNWARE_ETH
|
||||
#define CONFIG_DW_ALTDESCRIPTOR
|
||||
#define CONFIG_PHYLIB
|
||||
|
||||
#endif /* __CONFIG_H */
|
||||
|
Loading…
Reference in New Issue
Block a user