leandrof/u-boot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

drivers: ram: sifive: rename fu540_ddr and add fu740 support

Browse Source 
Rename fu540_ddr.c to sifive_ddr.c and add fu740 support

Signed-off-by: Green Wan <green.wan@sifive.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
This commit is contained in:
Green Wan 2021-05-27 06:52:09 -07:00 committed by Leo Yu-Chi Liang
parent d56d79ed27
commit dab18c7aa6
3 changed files with 50 additions and 49 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/ram/sifive/Kconfig
View File

@ -5,9 +5,9 @@ config RAM_SIFIVE
help help
This enables support for ram drivers of SiFive SoCs. This enables support for ram drivers of SiFive SoCs.
config SIFIVE_FU540_DDR config SIFIVE_DDR
bool "SiFive FU540 DDR driver" bool "SiFive DDR driver"
depends on RAM_SIFIVE depends on RAM_SIFIVE
default y if TARGET_SIFIVE_UNLEASHED default y if TARGET_SIFIVE_UNLEASHED || TARGET_SIFIVE_UNMATCHED
help help
This enables DDR support for the platforms based on SiFive FU540 SoC. This enables DDR support for the platforms based on SiFive SoC.

2
drivers/ram/sifive/Makefile
View File

@ -3,4 +3,4 @@
# Copyright (c) 2020 SiFive, Inc # Copyright (c) 2020 SiFive, Inc
# #
obj-$(CONFIG_SIFIVE_FU540_DDR) += fu540_ddr.o obj-$(CONFIG_SIFIVE_DDR) += sifive_ddr.o

89
drivers/ram/sifive/fu540_ddr.c → drivers/ram/sifive/sifive_ddr.c
View File

@ -1,6 +1,6 @@
// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
/* /*
* (C) Copyright 2020 SiFive, Inc. * (C) Copyright 2020-2021 SiFive, Inc.
* *
* Authors: * Authors:
* Pragnesh Patel <pragnesh.patel@sifive.com> * Pragnesh Patel <pragnesh.patel@sifive.com>
@ -65,16 +65,16 @@
DECLARE_GLOBAL_DATA_PTR; DECLARE_GLOBAL_DATA_PTR;
struct fu540_ddrctl { struct sifive_ddrctl {
volatile u32 denali_ctl[265]; volatile u32 denali_ctl[265];
}; };
struct fu540_ddrphy { struct sifive_ddrphy {
volatile u32 denali_phy[1215]; volatile u32 denali_phy[1215];
}; };
/** /**
* struct fu540_ddr_info * struct sifive_ddr_info
* *
* @dev : pointer for the device * @dev : pointer for the device
* @info : UCLASS RAM information * @info : UCLASS RAM information
@ -83,23 +83,23 @@ struct fu540_ddrphy {
* @ctrl : DDR control base address * @ctrl : DDR control base address
* @physical_filter_ctrl : DDR physical filter control base address * @physical_filter_ctrl : DDR physical filter control base address
*/ */
struct fu540_ddr_info { struct sifive_ddr_info {
struct udevice *dev; struct udevice *dev;
struct ram_info info; struct ram_info info;
struct fu540_ddrctl *ctl; struct sifive_ddrctl *ctl;
struct fu540_ddrphy *phy; struct sifive_ddrphy *phy;
struct clk ddr_clk; struct clk ddr_clk;
u32 *physical_filter_ctrl; u32 *physical_filter_ctrl;
}; };
#if defined(CONFIG_SPL_BUILD) #if defined(CONFIG_SPL_BUILD)
struct fu540_ddr_params { struct sifive_ddr_params {
struct fu540_ddrctl pctl_regs; struct sifive_ddrctl pctl_regs;
struct fu540_ddrphy phy_regs; struct sifive_ddrphy phy_regs;
}; };
struct sifive_dmc_plat { struct sifive_dmc_plat {
struct fu540_ddr_params ddr_params; struct sifive_ddr_params ddr_params;
}; };
/* /*
@ -118,7 +118,7 @@ static void sdram_copy_to_reg(volatile u32 *dest,
} }
} }
static void fu540_ddr_setup_range_protection(volatile u32 *ctl, u64 end_addr) static void sifive_ddr_setup_range_protection(volatile u32 *ctl, u64 end_addr)
{ {
u32 end_addr_16kblocks = ((end_addr >> 14) & 0x7FFFFF) - 1; u32 end_addr_16kblocks = ((end_addr >> 14) & 0x7FFFFF) - 1;
@ -135,8 +135,8 @@ static void fu540_ddr_setup_range_protection(volatile u32 *ctl, u64 end_addr)
0x1 << PORT_ADDR_PROTECTION_EN_OFFSET); 0x1 << PORT_ADDR_PROTECTION_EN_OFFSET);
} }
static void fu540_ddr_start(volatile u32 *ctl, u32 *physical_filter_ctrl, static void sifive_ddr_start(volatile u32 *ctl, u32 *physical_filter_ctrl,
u64 ddr_end) u64 ddr_end)
{ {
volatile u64 *filterreg = (volatile u64 *)physical_filter_ctrl; volatile u64 *filterreg = (volatile u64 *)physical_filter_ctrl;
@ -149,7 +149,7 @@ static void fu540_ddr_start(volatile u32 *ctl, u32 *physical_filter_ctrl,
filterreg[0] = 0x0f00000000000000UL | (ddr_end >> 2); filterreg[0] = 0x0f00000000000000UL | (ddr_end >> 2);
} }
static void fu540_ddr_check_errata(u32 regbase, u32 updownreg) static void sifive_ddr_check_errata(u32 regbase, u32 updownreg)
{ {
u64 fails = 0; u64 fails = 0;
u32 dq = 0; u32 dq = 0;
@ -202,7 +202,7 @@ static void fu540_ddr_check_errata(u32 regbase, u32 updownreg)
} }
} }
static u64 fu540_ddr_phy_fixup(volatile u32 *ddrphyreg) static u64 sifive_ddr_phy_fixup(volatile u32 *ddrphyreg)
{ {
u32 slicebase = 0; u32 slicebase = 0;
@ -213,7 +213,7 @@ static u64 fu540_ddr_phy_fixup(volatile u32 *ddrphyreg)
for (u32 reg = 0; reg < 4; reg++) { for (u32 reg = 0; reg < 4; reg++) {
u32 updownreg = readl(regbase + reg + ddrphyreg); u32 updownreg = readl(regbase + reg + ddrphyreg);
fu540_ddr_check_errata(regbase, updownreg); sifive_ddr_check_errata(regbase, updownreg);
} }
slicebase += 128; slicebase += 128;
} }
@ -221,18 +221,18 @@ static u64 fu540_ddr_phy_fixup(volatile u32 *ddrphyreg)
return(0); return(0);
} }
static u32 fu540_ddr_get_dram_class(volatile u32 *ctl) static u32 sifive_ddr_get_dram_class(volatile u32 *ctl)
{ {
u32 reg = readl(DENALI_CTL_0 + ctl); u32 reg = readl(DENALI_CTL_0 + ctl);
return ((reg >> DRAM_CLASS_OFFSET) & 0xF); return ((reg >> DRAM_CLASS_OFFSET) & 0xF);
} }
static int fu540_ddr_setup(struct udevice *dev) static int sifive_ddr_setup(struct udevice *dev)
{ {
struct fu540_ddr_info *priv = dev_get_priv(dev); struct sifive_ddr_info *priv = dev_get_priv(dev);
struct sifive_dmc_plat *plat = dev_get_plat(dev); struct sifive_dmc_plat *plat = dev_get_plat(dev);
struct fu540_ddr_params *params = &plat->ddr_params; struct sifive_ddr_params *params = &plat->ddr_params;
volatile u32 *denali_ctl = priv->ctl->denali_ctl; volatile u32 *denali_ctl = priv->ctl->denali_ctl;
volatile u32 *denali_phy = priv->phy->denali_phy; volatile u32 *denali_phy = priv->phy->denali_phy;
const u64 ddr_size = priv->info.size; const u64 ddr_size = priv->info.size;
@ -251,7 +251,7 @@ static int fu540_ddr_setup(struct udevice *dev)
sdram_copy_to_reg(priv->ctl->denali_ctl, sdram_copy_to_reg(priv->ctl->denali_ctl,
params->pctl_regs.denali_ctl, params->pctl_regs.denali_ctl,
sizeof(struct fu540_ddrctl)); sizeof(struct sifive_ddrctl));
/* phy reset */ /* phy reset */
for (i = DENALI_PHY_1152; i <= DENALI_PHY_1214; i++) { for (i = DENALI_PHY_1152; i <= DENALI_PHY_1214; i++) {
@ -285,7 +285,7 @@ static int fu540_ddr_setup(struct udevice *dev)
setbits_le32(DENALI_CTL_182 + denali_ctl, setbits_le32(DENALI_CTL_182 + denali_ctl,
1 << DFI_PHY_RDLVL_GATE_MODE_OFFSET); 1 << DFI_PHY_RDLVL_GATE_MODE_OFFSET);
if (fu540_ddr_get_dram_class(denali_ctl) == DRAM_CLASS_DDR4) { if (sifive_ddr_get_dram_class(denali_ctl) == DRAM_CLASS_DDR4) {
/* Enable vref training DENALI_CTL_184 */ /* Enable vref training DENALI_CTL_184 */
setbits_le32(DENALI_CTL_184 + denali_ctl, 1 << VREF_EN_OFFSET); setbits_le32(DENALI_CTL_184 + denali_ctl, 1 << VREF_EN_OFFSET);
} }
@ -302,15 +302,15 @@ static int fu540_ddr_setup(struct udevice *dev)
| (1 << MULTIPLE_OUT_OF_RANGE_OFFSET)); | (1 << MULTIPLE_OUT_OF_RANGE_OFFSET));
/* set up range protection */ /* set up range protection */
fu540_ddr_setup_range_protection(denali_ctl, priv->info.size); sifive_ddr_setup_range_protection(denali_ctl, priv->info.size);
/* Mask off port command error interrupt DENALI_CTL_136 */ /* Mask off port command error interrupt DENALI_CTL_136 */
setbits_le32(DENALI_CTL_136 + denali_ctl, setbits_le32(DENALI_CTL_136 + denali_ctl,
1 << PORT_COMMAND_CHANNEL_ERROR_OFFSET); 1 << PORT_COMMAND_CHANNEL_ERROR_OFFSET);
fu540_ddr_start(denali_ctl, priv->physical_filter_ctrl, ddr_end); sifive_ddr_start(denali_ctl, priv->physical_filter_ctrl, ddr_end);
fu540_ddr_phy_fixup(denali_phy); sifive_ddr_phy_fixup(denali_phy);
/* check size */ /* check size */
priv->info.size = get_ram_size((long *)priv->info.base, priv->info.size = get_ram_size((long *)priv->info.base,
@ -329,9 +329,9 @@ static int fu540_ddr_setup(struct udevice *dev)
} }
#endif #endif
static int fu540_ddr_probe(struct udevice *dev) static int sifive_ddr_probe(struct udevice *dev)
{ {
struct fu540_ddr_info *priv = dev_get_priv(dev); struct sifive_ddr_info *priv = dev_get_priv(dev);
/* Read memory base and size from DT */ /* Read memory base and size from DT */
fdtdec_setup_mem_size_base(); fdtdec_setup_mem_size_base();
@ -342,7 +342,7 @@ static int fu540_ddr_probe(struct udevice *dev)
int ret; int ret;
u32 clock = 0; u32 clock = 0;
debug("FU540 DDR probe\n"); debug("sifive DDR probe\n");
priv->dev = dev; priv->dev = dev;
ret = clk_get_by_index(dev, 0, &priv->ddr_clk); ret = clk_get_by_index(dev, 0, &priv->ddr_clk);
@ -369,42 +369,43 @@ static int fu540_ddr_probe(struct udevice *dev)
return ret; return ret;
} }
priv->ctl = (struct fu540_ddrctl *)dev_read_addr_index(dev, 0); priv->ctl = (struct sifive_ddrctl *)dev_read_addr_index(dev, 0);
priv->phy = (struct fu540_ddrphy *)dev_read_addr_index(dev, 1); priv->phy = (struct sifive_ddrphy *)dev_read_addr_index(dev, 1);
priv->physical_filter_ctrl = (u32 *)dev_read_addr_index(dev, 2); priv->physical_filter_ctrl = (u32 *)dev_read_addr_index(dev, 2);
return fu540_ddr_setup(dev); return sifive_ddr_setup(dev);
#endif #endif
return 0; return 0;
} }
static int fu540_ddr_get_info(struct udevice *dev, struct ram_info *info) static int sifive_ddr_get_info(struct udevice *dev, struct ram_info *info)
{ {
struct fu540_ddr_info *priv = dev_get_priv(dev); struct sifive_ddr_info *priv = dev_get_priv(dev);
*info = priv->info; *info = priv->info;
return 0; return 0;
} }
static struct ram_ops fu540_ddr_ops = { static struct ram_ops sifive_ddr_ops = {
.get_info = fu540_ddr_get_info, .get_info = sifive_ddr_get_info,
}; };
static const struct udevice_id fu540_ddr_ids[] = { static const struct udevice_id sifive_ddr_ids[] = {
{ .compatible = "sifive,fu540-c000-ddr" }, { .compatible = "sifive,fu540-c000-ddr" },
{ .compatible = "sifive,fu740-c000-ddr" },
{ } { }
}; };
U_BOOT_DRIVER(fu540_ddr) = { U_BOOT_DRIVER(sifive_ddr) = {
.name = "fu540_ddr", .name = "sifive_ddr",
.id = UCLASS_RAM, .id = UCLASS_RAM,
.of_match = fu540_ddr_ids, .of_match = sifive_ddr_ids,
.ops = &fu540_ddr_ops, .ops = &sifive_ddr_ops,
.probe = fu540_ddr_probe, .probe = sifive_ddr_probe,
.priv_auto = sizeof(struct fu540_ddr_info), .priv_auto = sizeof(struct sifive_ddr_info),
#if defined(CONFIG_SPL_BUILD) #if defined(CONFIG_SPL_BUILD)
.plat_auto = sizeof(struct sifive_dmc_plat), .plat_auto = sizeof(struct sifive_dmc_plat),
#endif #endif
}; };