stm32f7: configure mpu valid for f7 family
This configuration should be valid for all F7 family devices in general. Here is the regions info: - Region0 : 4GB : cacheable & executable. - Region1 : 512MB : text area : strogly ordered & executable. - Region2 : 512MB : peripherals : device memory & non-executable. - Region3 : 512MB : peripherals : device memory & non-executable. - Region4 : 512MB : cortexM area: strongly ordered & non-executable. Higher region number overrides the lower region configuration. Signed-off-by: Vikas Manocha <vikas.manocha@st.com>
This commit is contained in:
parent
33b78476d2
commit
624b7101ee
@ -19,10 +19,19 @@ int arch_cpu_init(void)
|
||||
{
|
||||
struct mpu_region_config stm32_region_config[] = {
|
||||
{ 0x00000000, REGION_0, XN_DIS, PRIV_RW_USR_RW,
|
||||
STRONG_ORDER, REGION_4GB },
|
||||
O_I_WB_RD_WR_ALLOC, REGION_4GB },
|
||||
|
||||
{ 0xC0000000, REGION_1, XN_DIS, PRIV_RW_USR_RW,
|
||||
O_I_WB_RD_WR_ALLOC, REGION_8MB },
|
||||
{ 0x00000000, REGION_1, XN_DIS, PRIV_RW_USR_RW,
|
||||
STRONG_ORDER, REGION_512MB },
|
||||
|
||||
{ 0x40000000, REGION_2, XN_EN, PRIV_RW_USR_RW,
|
||||
DEVICE_NON_SHARED, REGION_512MB },
|
||||
|
||||
{ 0xA0000000, REGION_3, XN_EN, PRIV_RW_USR_RW,
|
||||
DEVICE_NON_SHARED, REGION_512MB },
|
||||
|
||||
{ 0xE0000000, REGION_4, XN_EN, PRIV_RW_USR_RW,
|
||||
STRONG_ORDER, REGION_512MB },
|
||||
};
|
||||
|
||||
disable_mpu();
|
||||
|
Loading…
Reference in New Issue
Block a user