clk: stm32: add hardware spinlock clock
Add hardware spinlock in the list of the clocks. Signed-off-by: Benjamin Gaignard <benjamin.gaignard@linaro.org> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Patrice Chotard <patrice.chotard@st.com>
This commit is contained in:
parent
7f84fc670b
commit
283bcd9a34
@ -104,6 +104,7 @@
|
||||
#define RCC_MP_APB2ENSETR 0XA08
|
||||
#define RCC_MP_APB3ENSETR 0xA10
|
||||
#define RCC_MP_AHB2ENSETR 0xA18
|
||||
#define RCC_MP_AHB3ENSETR 0xA20
|
||||
#define RCC_MP_AHB4ENSETR 0xA28
|
||||
|
||||
/* used for most of SELR register */
|
||||
@ -534,6 +535,8 @@ static const struct stm32mp1_clk_gate stm32mp1_clk_gate[] = {
|
||||
STM32MP1_CLK_SET_CLR(RCC_MP_AHB2ENSETR, 8, USBO_K, _USBO_SEL),
|
||||
STM32MP1_CLK_SET_CLR(RCC_MP_AHB2ENSETR, 16, SDMMC3_K, _SDMMC3_SEL),
|
||||
|
||||
STM32MP1_CLK_SET_CLR(RCC_MP_AHB3ENSETR, 11, HSEM, _UNKNOWN_SEL),
|
||||
|
||||
STM32MP1_CLK_SET_CLR(RCC_MP_AHB4ENSETR, 0, GPIOA, _UNKNOWN_SEL),
|
||||
STM32MP1_CLK_SET_CLR(RCC_MP_AHB4ENSETR, 1, GPIOB, _UNKNOWN_SEL),
|
||||
STM32MP1_CLK_SET_CLR(RCC_MP_AHB4ENSETR, 2, GPIOC, _UNKNOWN_SEL),
|
||||
|
Loading…
Reference in New Issue
Block a user