2018-12-14 16:16:48 +01:00
|
|
|
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
|
|
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2018 Microsemi Corporation
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _MSCC_OCELOT_DEVCPU_GCB_H_
|
|
|
|
|
#define _MSCC_OCELOT_DEVCPU_GCB_H_
|
|
|
|
|
|
2020-05-10 11:40:13 -06:00
|
|
|
#include <linux/bitops.h>
|
2018-12-14 16:16:48 +01:00
|
|
|
#define PERF_SOFT_RST 0x90
|
|
|
|
|
|
|
|
|
|
#define PERF_SOFT_RST_SOFT_SWC_RST BIT(1)
|
|
|
|
|
#define PERF_SOFT_RST_SOFT_CHIP_RST BIT(0)
|
|
|
|
|
|
2018-12-20 09:56:03 +01:00
|
|
|
#define GPIO_ALT(x) (0x88 + 4 * (x))
|
|
|
|
|
|
2018-12-20 09:56:05 +01:00
|
|
|
#define CHIP_ID (0x08)
|
|
|
|
|
|
2018-12-14 16:16:48 +01:00
|
|
|
#endif
|