ffb6c1c6c5
[why] To resume system before entering S0i3 completely will cause PSP not reload DMCU FW since there is not HW power state change. In this case, driver cannot get correct DMCU version from IRAM since driver override it and DMCU didn't reload to update it. It makes driver return false in dcn10_dmcu_init(). [how] 1.To redefine DMCU_SCRATCH to identify different DMCU state. 2.To reserve IRAM 0xF0~0xFF write by DMCU only. 3.To remove dcn10_get_dmcu_state Signed-off-by: Martin Tsai <martin.tsai@amd.com> Reviewed-by: Anthony Koo <Anthony.Koo@amd.com> Acked-by: Leo Li <sunpeng.li@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
330 lines
14 KiB
C
330 lines
14 KiB
C
/* Copyright 2018 Advanced Micro Devices, Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors: AMD
|
|
*
|
|
*/
|
|
|
|
#include "power_helpers.h"
|
|
#include "dc/inc/hw/dmcu.h"
|
|
|
|
#define DIV_ROUNDUP(a, b) (((a)+((b)/2))/(b))
|
|
|
|
/* Possible Min Reduction config from least aggressive to most aggressive
|
|
* 0 1 2 3 4 5 6 7 8 9 10 11 12
|
|
* 100 98.0 94.1 94.1 85.1 80.3 75.3 69.4 60.0 57.6 50.2 49.8 40.0 %
|
|
*/
|
|
static const unsigned char min_reduction_table[13] = {
|
|
0xff, 0xfa, 0xf0, 0xf0, 0xd9, 0xcd, 0xc0, 0xb1, 0x99, 0x93, 0x80, 0x82, 0x66};
|
|
|
|
/* Possible Max Reduction configs from least aggressive to most aggressive
|
|
* 0 1 2 3 4 5 6 7 8 9 10 11 12
|
|
* 96.1 89.8 85.1 80.3 69.4 64.7 64.7 50.2 39.6 30.2 30.2 30.2 19.6 %
|
|
*/
|
|
static const unsigned char max_reduction_table[13] = {
|
|
0xf5, 0xe5, 0xd9, 0xcd, 0xb1, 0xa5, 0xa5, 0x80, 0x65, 0x4d, 0x4d, 0x4d, 0x32};
|
|
|
|
/* Predefined ABM configuration sets. We may have different configuration sets
|
|
* in order to satisfy different power/quality requirements.
|
|
*/
|
|
static const unsigned char abm_config[abm_defines_max_config][abm_defines_max_level] = {
|
|
/* ABM Level 1, ABM Level 2, ABM Level 3, ABM Level 4 */
|
|
{ 2, 5, 7, 8 }, /* Default - Medium aggressiveness */
|
|
{ 2, 5, 8, 11 }, /* Alt #1 - Increased aggressiveness */
|
|
{ 0, 2, 4, 8 }, /* Alt #2 - Minimal aggressiveness */
|
|
{ 3, 6, 10, 12 }, /* Alt #3 - Super aggressiveness */
|
|
};
|
|
|
|
#define NUM_AMBI_LEVEL 5
|
|
#define NUM_AGGR_LEVEL 4
|
|
#define NUM_POWER_FN_SEGS 8
|
|
#define NUM_BL_CURVE_SEGS 16
|
|
#define IRAM_RESERVE_AREA_START 0xF0 // reserve 0xF0~0xFF are write by DMCU only
|
|
|
|
#pragma pack(push, 1)
|
|
/* NOTE: iRAM is 256B in size */
|
|
struct iram_table_v_2 {
|
|
/* flags */
|
|
uint16_t flags; /* 0x00 U16 */
|
|
|
|
/* parameters for ABM2.0 algorithm */
|
|
uint8_t min_reduction[NUM_AMBI_LEVEL][NUM_AGGR_LEVEL]; /* 0x02 U0.8 */
|
|
uint8_t max_reduction[NUM_AMBI_LEVEL][NUM_AGGR_LEVEL]; /* 0x16 U0.8 */
|
|
uint8_t bright_pos_gain[NUM_AMBI_LEVEL][NUM_AGGR_LEVEL]; /* 0x2a U2.6 */
|
|
uint8_t bright_neg_gain[NUM_AMBI_LEVEL][NUM_AGGR_LEVEL]; /* 0x3e U2.6 */
|
|
uint8_t dark_pos_gain[NUM_AMBI_LEVEL][NUM_AGGR_LEVEL]; /* 0x52 U2.6 */
|
|
uint8_t dark_neg_gain[NUM_AMBI_LEVEL][NUM_AGGR_LEVEL]; /* 0x66 U2.6 */
|
|
uint8_t iir_curve[NUM_AMBI_LEVEL]; /* 0x7a U0.8 */
|
|
uint8_t deviation_gain; /* 0x7f U0.8 */
|
|
|
|
/* parameters for crgb conversion */
|
|
uint16_t crgb_thresh[NUM_POWER_FN_SEGS]; /* 0x80 U3.13 */
|
|
uint16_t crgb_offset[NUM_POWER_FN_SEGS]; /* 0x90 U1.15 */
|
|
uint16_t crgb_slope[NUM_POWER_FN_SEGS]; /* 0xa0 U4.12 */
|
|
|
|
/* parameters for custom curve */
|
|
/* thresholds for brightness --> backlight */
|
|
uint16_t backlight_thresholds[NUM_BL_CURVE_SEGS]; /* 0xb0 U16.0 */
|
|
/* offsets for brightness --> backlight */
|
|
uint16_t backlight_offsets[NUM_BL_CURVE_SEGS]; /* 0xd0 U16.0 */
|
|
|
|
/* For reading PSR State directly from IRAM */
|
|
uint8_t psr_state; /* 0xf0 */
|
|
uint8_t dmcu_interface_version; /* 0xf1 */
|
|
uint8_t dmcu_date_version_year_b0; /* 0xf2 */
|
|
uint8_t dmcu_date_version_year_b1; /* 0xf3 */
|
|
uint8_t dmcu_date_version_month; /* 0xf4 */
|
|
uint8_t dmcu_date_version_day; /* 0xf5 */
|
|
uint8_t dmcu_state; /* 0xf6 */
|
|
|
|
uint16_t blRampReduction; /* 0xf7 */
|
|
uint16_t blRampStart; /* 0xf9 */
|
|
uint8_t dummy5; /* 0xfb */
|
|
uint8_t dummy6; /* 0xfc */
|
|
uint8_t dummy7; /* 0xfd */
|
|
uint8_t dummy8; /* 0xfe */
|
|
uint8_t dummy9; /* 0xff */
|
|
};
|
|
#pragma pack(pop)
|
|
|
|
static uint16_t backlight_8_to_16(unsigned int backlight_8bit)
|
|
{
|
|
return (uint16_t)(backlight_8bit * 0x101);
|
|
}
|
|
|
|
static void fill_backlight_transform_table(struct dmcu_iram_parameters params,
|
|
struct iram_table_v_2 *table)
|
|
{
|
|
unsigned int i;
|
|
unsigned int num_entries = NUM_BL_CURVE_SEGS;
|
|
unsigned int query_input_8bit;
|
|
unsigned int query_output_8bit;
|
|
unsigned int lut_index;
|
|
|
|
table->backlight_thresholds[0] = 0;
|
|
table->backlight_offsets[0] = params.backlight_lut_array[0];
|
|
table->backlight_thresholds[num_entries-1] = 0xFFFF;
|
|
table->backlight_offsets[num_entries-1] =
|
|
params.backlight_lut_array[params.backlight_lut_array_size - 1];
|
|
|
|
/* Setup all brightness levels between 0% and 100% exclusive
|
|
* Fills brightness-to-backlight transform table. Backlight custom curve
|
|
* describes transform from brightness to backlight. It will be defined
|
|
* as set of thresholds and set of offsets, together, implying
|
|
* extrapolation of custom curve into 16 uniformly spanned linear
|
|
* segments. Each threshold/offset represented by 16 bit entry in
|
|
* format U4.10.
|
|
*/
|
|
for (i = 1; i+1 < num_entries; i++) {
|
|
query_input_8bit = DIV_ROUNDUP((i * 256), num_entries);
|
|
|
|
lut_index = (params.backlight_lut_array_size - 1) * i / (num_entries - 1);
|
|
ASSERT(lut_index < params.backlight_lut_array_size);
|
|
query_output_8bit = params.backlight_lut_array[lut_index] >> 8;
|
|
|
|
table->backlight_thresholds[i] =
|
|
backlight_8_to_16(query_input_8bit);
|
|
table->backlight_offsets[i] =
|
|
backlight_8_to_16(query_output_8bit);
|
|
}
|
|
}
|
|
|
|
bool dmcu_load_iram(struct dmcu *dmcu,
|
|
struct dmcu_iram_parameters params)
|
|
{
|
|
struct iram_table_v_2 ram_table;
|
|
unsigned int set = params.set;
|
|
|
|
if (dmcu == NULL)
|
|
return false;
|
|
|
|
if (!dmcu->funcs->is_dmcu_initialized(dmcu))
|
|
return true;
|
|
|
|
memset(&ram_table, 0, sizeof(ram_table));
|
|
|
|
ram_table.flags = 0x0;
|
|
ram_table.deviation_gain = 0xb3;
|
|
|
|
ram_table.blRampReduction =
|
|
cpu_to_be16(params.backlight_ramping_reduction);
|
|
ram_table.blRampStart =
|
|
cpu_to_be16(params.backlight_ramping_start);
|
|
|
|
ram_table.min_reduction[0][0] = min_reduction_table[abm_config[set][0]];
|
|
ram_table.min_reduction[1][0] = min_reduction_table[abm_config[set][0]];
|
|
ram_table.min_reduction[2][0] = min_reduction_table[abm_config[set][0]];
|
|
ram_table.min_reduction[3][0] = min_reduction_table[abm_config[set][0]];
|
|
ram_table.min_reduction[4][0] = min_reduction_table[abm_config[set][0]];
|
|
ram_table.max_reduction[0][0] = max_reduction_table[abm_config[set][0]];
|
|
ram_table.max_reduction[1][0] = max_reduction_table[abm_config[set][0]];
|
|
ram_table.max_reduction[2][0] = max_reduction_table[abm_config[set][0]];
|
|
ram_table.max_reduction[3][0] = max_reduction_table[abm_config[set][0]];
|
|
ram_table.max_reduction[4][0] = max_reduction_table[abm_config[set][0]];
|
|
|
|
ram_table.min_reduction[0][1] = min_reduction_table[abm_config[set][1]];
|
|
ram_table.min_reduction[1][1] = min_reduction_table[abm_config[set][1]];
|
|
ram_table.min_reduction[2][1] = min_reduction_table[abm_config[set][1]];
|
|
ram_table.min_reduction[3][1] = min_reduction_table[abm_config[set][1]];
|
|
ram_table.min_reduction[4][1] = min_reduction_table[abm_config[set][1]];
|
|
ram_table.max_reduction[0][1] = max_reduction_table[abm_config[set][1]];
|
|
ram_table.max_reduction[1][1] = max_reduction_table[abm_config[set][1]];
|
|
ram_table.max_reduction[2][1] = max_reduction_table[abm_config[set][1]];
|
|
ram_table.max_reduction[3][1] = max_reduction_table[abm_config[set][1]];
|
|
ram_table.max_reduction[4][1] = max_reduction_table[abm_config[set][1]];
|
|
|
|
ram_table.min_reduction[0][2] = min_reduction_table[abm_config[set][2]];
|
|
ram_table.min_reduction[1][2] = min_reduction_table[abm_config[set][2]];
|
|
ram_table.min_reduction[2][2] = min_reduction_table[abm_config[set][2]];
|
|
ram_table.min_reduction[3][2] = min_reduction_table[abm_config[set][2]];
|
|
ram_table.min_reduction[4][2] = min_reduction_table[abm_config[set][2]];
|
|
ram_table.max_reduction[0][2] = max_reduction_table[abm_config[set][2]];
|
|
ram_table.max_reduction[1][2] = max_reduction_table[abm_config[set][2]];
|
|
ram_table.max_reduction[2][2] = max_reduction_table[abm_config[set][2]];
|
|
ram_table.max_reduction[3][2] = max_reduction_table[abm_config[set][2]];
|
|
ram_table.max_reduction[4][2] = max_reduction_table[abm_config[set][2]];
|
|
|
|
ram_table.min_reduction[0][3] = min_reduction_table[abm_config[set][3]];
|
|
ram_table.min_reduction[1][3] = min_reduction_table[abm_config[set][3]];
|
|
ram_table.min_reduction[2][3] = min_reduction_table[abm_config[set][3]];
|
|
ram_table.min_reduction[3][3] = min_reduction_table[abm_config[set][3]];
|
|
ram_table.min_reduction[4][3] = min_reduction_table[abm_config[set][3]];
|
|
ram_table.max_reduction[0][3] = max_reduction_table[abm_config[set][3]];
|
|
ram_table.max_reduction[1][3] = max_reduction_table[abm_config[set][3]];
|
|
ram_table.max_reduction[2][3] = max_reduction_table[abm_config[set][3]];
|
|
ram_table.max_reduction[3][3] = max_reduction_table[abm_config[set][3]];
|
|
ram_table.max_reduction[4][3] = max_reduction_table[abm_config[set][3]];
|
|
|
|
ram_table.bright_pos_gain[0][0] = 0x20;
|
|
ram_table.bright_pos_gain[0][1] = 0x20;
|
|
ram_table.bright_pos_gain[0][2] = 0x20;
|
|
ram_table.bright_pos_gain[0][3] = 0x20;
|
|
ram_table.bright_pos_gain[1][0] = 0x20;
|
|
ram_table.bright_pos_gain[1][1] = 0x20;
|
|
ram_table.bright_pos_gain[1][2] = 0x20;
|
|
ram_table.bright_pos_gain[1][3] = 0x20;
|
|
ram_table.bright_pos_gain[2][0] = 0x20;
|
|
ram_table.bright_pos_gain[2][1] = 0x20;
|
|
ram_table.bright_pos_gain[2][2] = 0x20;
|
|
ram_table.bright_pos_gain[2][3] = 0x20;
|
|
ram_table.bright_pos_gain[3][0] = 0x20;
|
|
ram_table.bright_pos_gain[3][1] = 0x20;
|
|
ram_table.bright_pos_gain[3][2] = 0x20;
|
|
ram_table.bright_pos_gain[3][3] = 0x20;
|
|
ram_table.bright_pos_gain[4][0] = 0x20;
|
|
ram_table.bright_pos_gain[4][1] = 0x20;
|
|
ram_table.bright_pos_gain[4][2] = 0x20;
|
|
ram_table.bright_pos_gain[4][3] = 0x20;
|
|
ram_table.bright_neg_gain[0][1] = 0x00;
|
|
ram_table.bright_neg_gain[0][2] = 0x00;
|
|
ram_table.bright_neg_gain[0][3] = 0x00;
|
|
ram_table.bright_neg_gain[1][0] = 0x00;
|
|
ram_table.bright_neg_gain[1][1] = 0x00;
|
|
ram_table.bright_neg_gain[1][2] = 0x00;
|
|
ram_table.bright_neg_gain[1][3] = 0x00;
|
|
ram_table.bright_neg_gain[2][0] = 0x00;
|
|
ram_table.bright_neg_gain[2][1] = 0x00;
|
|
ram_table.bright_neg_gain[2][2] = 0x00;
|
|
ram_table.bright_neg_gain[2][3] = 0x00;
|
|
ram_table.bright_neg_gain[3][0] = 0x00;
|
|
ram_table.bright_neg_gain[3][1] = 0x00;
|
|
ram_table.bright_neg_gain[3][2] = 0x00;
|
|
ram_table.bright_neg_gain[3][3] = 0x00;
|
|
ram_table.bright_neg_gain[4][0] = 0x00;
|
|
ram_table.bright_neg_gain[4][1] = 0x00;
|
|
ram_table.bright_neg_gain[4][2] = 0x00;
|
|
ram_table.bright_neg_gain[4][3] = 0x00;
|
|
ram_table.dark_pos_gain[0][0] = 0x00;
|
|
ram_table.dark_pos_gain[0][1] = 0x00;
|
|
ram_table.dark_pos_gain[0][2] = 0x00;
|
|
ram_table.dark_pos_gain[0][3] = 0x00;
|
|
ram_table.dark_pos_gain[1][0] = 0x00;
|
|
ram_table.dark_pos_gain[1][1] = 0x00;
|
|
ram_table.dark_pos_gain[1][2] = 0x00;
|
|
ram_table.dark_pos_gain[1][3] = 0x00;
|
|
ram_table.dark_pos_gain[2][0] = 0x00;
|
|
ram_table.dark_pos_gain[2][1] = 0x00;
|
|
ram_table.dark_pos_gain[2][2] = 0x00;
|
|
ram_table.dark_pos_gain[2][3] = 0x00;
|
|
ram_table.dark_pos_gain[3][0] = 0x00;
|
|
ram_table.dark_pos_gain[3][1] = 0x00;
|
|
ram_table.dark_pos_gain[3][2] = 0x00;
|
|
ram_table.dark_pos_gain[3][3] = 0x00;
|
|
ram_table.dark_pos_gain[4][0] = 0x00;
|
|
ram_table.dark_pos_gain[4][1] = 0x00;
|
|
ram_table.dark_pos_gain[4][2] = 0x00;
|
|
ram_table.dark_pos_gain[4][3] = 0x00;
|
|
ram_table.dark_neg_gain[0][0] = 0x00;
|
|
ram_table.dark_neg_gain[0][1] = 0x00;
|
|
ram_table.dark_neg_gain[0][2] = 0x00;
|
|
ram_table.dark_neg_gain[0][3] = 0x00;
|
|
ram_table.dark_neg_gain[1][0] = 0x00;
|
|
ram_table.dark_neg_gain[1][1] = 0x00;
|
|
ram_table.dark_neg_gain[1][2] = 0x00;
|
|
ram_table.dark_neg_gain[1][3] = 0x00;
|
|
ram_table.dark_neg_gain[2][0] = 0x00;
|
|
ram_table.dark_neg_gain[2][1] = 0x00;
|
|
ram_table.dark_neg_gain[2][2] = 0x00;
|
|
ram_table.dark_neg_gain[2][3] = 0x00;
|
|
ram_table.dark_neg_gain[3][0] = 0x00;
|
|
ram_table.dark_neg_gain[3][1] = 0x00;
|
|
ram_table.dark_neg_gain[3][2] = 0x00;
|
|
ram_table.dark_neg_gain[3][3] = 0x00;
|
|
ram_table.dark_neg_gain[4][0] = 0x00;
|
|
ram_table.dark_neg_gain[4][1] = 0x00;
|
|
ram_table.dark_neg_gain[4][2] = 0x00;
|
|
ram_table.dark_neg_gain[4][3] = 0x00;
|
|
ram_table.iir_curve[0] = 0x65;
|
|
ram_table.iir_curve[1] = 0x65;
|
|
ram_table.iir_curve[2] = 0x65;
|
|
ram_table.iir_curve[3] = 0x65;
|
|
ram_table.iir_curve[4] = 0x65;
|
|
ram_table.crgb_thresh[0] = cpu_to_be16(0x13b6);
|
|
ram_table.crgb_thresh[1] = cpu_to_be16(0x1648);
|
|
ram_table.crgb_thresh[2] = cpu_to_be16(0x18e3);
|
|
ram_table.crgb_thresh[3] = cpu_to_be16(0x1b41);
|
|
ram_table.crgb_thresh[4] = cpu_to_be16(0x1d46);
|
|
ram_table.crgb_thresh[5] = cpu_to_be16(0x1f21);
|
|
ram_table.crgb_thresh[6] = cpu_to_be16(0x2167);
|
|
ram_table.crgb_thresh[7] = cpu_to_be16(0x2384);
|
|
ram_table.crgb_offset[0] = cpu_to_be16(0x2999);
|
|
ram_table.crgb_offset[1] = cpu_to_be16(0x3999);
|
|
ram_table.crgb_offset[2] = cpu_to_be16(0x4666);
|
|
ram_table.crgb_offset[3] = cpu_to_be16(0x5999);
|
|
ram_table.crgb_offset[4] = cpu_to_be16(0x6333);
|
|
ram_table.crgb_offset[5] = cpu_to_be16(0x7800);
|
|
ram_table.crgb_offset[6] = cpu_to_be16(0x8c00);
|
|
ram_table.crgb_offset[7] = cpu_to_be16(0xa000);
|
|
ram_table.crgb_slope[0] = cpu_to_be16(0x3147);
|
|
ram_table.crgb_slope[1] = cpu_to_be16(0x2978);
|
|
ram_table.crgb_slope[2] = cpu_to_be16(0x23a2);
|
|
ram_table.crgb_slope[3] = cpu_to_be16(0x1f55);
|
|
ram_table.crgb_slope[4] = cpu_to_be16(0x1c63);
|
|
ram_table.crgb_slope[5] = cpu_to_be16(0x1a0f);
|
|
ram_table.crgb_slope[6] = cpu_to_be16(0x178d);
|
|
ram_table.crgb_slope[7] = cpu_to_be16(0x15ab);
|
|
|
|
fill_backlight_transform_table(
|
|
params, &ram_table);
|
|
|
|
return dmcu->funcs->load_iram(
|
|
dmcu, 0, (char *)(&ram_table), IRAM_RESERVE_AREA_START);
|
|
}
|