forked from Minki/linux
97fb5e8d9b
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 and only version 2 as published by the free software foundation this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 294 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190529141900.825281744@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
105 lines
3.5 KiB
C
105 lines
3.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/* Copyright (c) 2010-2015, The Linux Foundation. All rights reserved.
|
|
*/
|
|
#ifndef __QCOM_SCM_INT_H
|
|
#define __QCOM_SCM_INT_H
|
|
|
|
#define QCOM_SCM_SVC_BOOT 0x1
|
|
#define QCOM_SCM_BOOT_ADDR 0x1
|
|
#define QCOM_SCM_SET_DLOAD_MODE 0x10
|
|
#define QCOM_SCM_BOOT_ADDR_MC 0x11
|
|
#define QCOM_SCM_SET_REMOTE_STATE 0xa
|
|
extern int __qcom_scm_set_remote_state(struct device *dev, u32 state, u32 id);
|
|
extern int __qcom_scm_set_dload_mode(struct device *dev, bool enable);
|
|
|
|
#define QCOM_SCM_FLAG_HLOS 0x01
|
|
#define QCOM_SCM_FLAG_COLDBOOT_MC 0x02
|
|
#define QCOM_SCM_FLAG_WARMBOOT_MC 0x04
|
|
extern int __qcom_scm_set_warm_boot_addr(struct device *dev, void *entry,
|
|
const cpumask_t *cpus);
|
|
extern int __qcom_scm_set_cold_boot_addr(void *entry, const cpumask_t *cpus);
|
|
|
|
#define QCOM_SCM_CMD_TERMINATE_PC 0x2
|
|
#define QCOM_SCM_FLUSH_FLAG_MASK 0x3
|
|
#define QCOM_SCM_CMD_CORE_HOTPLUGGED 0x10
|
|
extern void __qcom_scm_cpu_power_down(u32 flags);
|
|
|
|
#define QCOM_SCM_SVC_IO 0x5
|
|
#define QCOM_SCM_IO_READ 0x1
|
|
#define QCOM_SCM_IO_WRITE 0x2
|
|
extern int __qcom_scm_io_readl(struct device *dev, phys_addr_t addr, unsigned int *val);
|
|
extern int __qcom_scm_io_writel(struct device *dev, phys_addr_t addr, unsigned int val);
|
|
|
|
#define QCOM_SCM_SVC_INFO 0x6
|
|
#define QCOM_IS_CALL_AVAIL_CMD 0x1
|
|
extern int __qcom_scm_is_call_available(struct device *dev, u32 svc_id,
|
|
u32 cmd_id);
|
|
|
|
#define QCOM_SCM_SVC_HDCP 0x11
|
|
#define QCOM_SCM_CMD_HDCP 0x01
|
|
extern int __qcom_scm_hdcp_req(struct device *dev,
|
|
struct qcom_scm_hdcp_req *req, u32 req_cnt, u32 *resp);
|
|
|
|
extern void __qcom_scm_init(void);
|
|
|
|
#define QCOM_SCM_SVC_PIL 0x2
|
|
#define QCOM_SCM_PAS_INIT_IMAGE_CMD 0x1
|
|
#define QCOM_SCM_PAS_MEM_SETUP_CMD 0x2
|
|
#define QCOM_SCM_PAS_AUTH_AND_RESET_CMD 0x5
|
|
#define QCOM_SCM_PAS_SHUTDOWN_CMD 0x6
|
|
#define QCOM_SCM_PAS_IS_SUPPORTED_CMD 0x7
|
|
#define QCOM_SCM_PAS_MSS_RESET 0xa
|
|
extern bool __qcom_scm_pas_supported(struct device *dev, u32 peripheral);
|
|
extern int __qcom_scm_pas_init_image(struct device *dev, u32 peripheral,
|
|
dma_addr_t metadata_phys);
|
|
extern int __qcom_scm_pas_mem_setup(struct device *dev, u32 peripheral,
|
|
phys_addr_t addr, phys_addr_t size);
|
|
extern int __qcom_scm_pas_auth_and_reset(struct device *dev, u32 peripheral);
|
|
extern int __qcom_scm_pas_shutdown(struct device *dev, u32 peripheral);
|
|
extern int __qcom_scm_pas_mss_reset(struct device *dev, bool reset);
|
|
|
|
/* common error codes */
|
|
#define QCOM_SCM_V2_EBUSY -12
|
|
#define QCOM_SCM_ENOMEM -5
|
|
#define QCOM_SCM_EOPNOTSUPP -4
|
|
#define QCOM_SCM_EINVAL_ADDR -3
|
|
#define QCOM_SCM_EINVAL_ARG -2
|
|
#define QCOM_SCM_ERROR -1
|
|
#define QCOM_SCM_INTERRUPTED 1
|
|
|
|
static inline int qcom_scm_remap_error(int err)
|
|
{
|
|
switch (err) {
|
|
case QCOM_SCM_ERROR:
|
|
return -EIO;
|
|
case QCOM_SCM_EINVAL_ADDR:
|
|
case QCOM_SCM_EINVAL_ARG:
|
|
return -EINVAL;
|
|
case QCOM_SCM_EOPNOTSUPP:
|
|
return -EOPNOTSUPP;
|
|
case QCOM_SCM_ENOMEM:
|
|
return -ENOMEM;
|
|
case QCOM_SCM_V2_EBUSY:
|
|
return -EBUSY;
|
|
}
|
|
return -EINVAL;
|
|
}
|
|
|
|
#define QCOM_SCM_SVC_MP 0xc
|
|
#define QCOM_SCM_RESTORE_SEC_CFG 2
|
|
extern int __qcom_scm_restore_sec_cfg(struct device *dev, u32 device_id,
|
|
u32 spare);
|
|
#define QCOM_SCM_IOMMU_SECURE_PTBL_SIZE 3
|
|
#define QCOM_SCM_IOMMU_SECURE_PTBL_INIT 4
|
|
extern int __qcom_scm_iommu_secure_ptbl_size(struct device *dev, u32 spare,
|
|
size_t *size);
|
|
extern int __qcom_scm_iommu_secure_ptbl_init(struct device *dev, u64 addr,
|
|
u32 size, u32 spare);
|
|
#define QCOM_MEM_PROT_ASSIGN_ID 0x16
|
|
extern int __qcom_scm_assign_mem(struct device *dev,
|
|
phys_addr_t mem_region, size_t mem_sz,
|
|
phys_addr_t src, size_t src_sz,
|
|
phys_addr_t dest, size_t dest_sz);
|
|
|
|
#endif
|