dfed0098ab
HiSilicon accelerators in Hip08 use same hardware scatterlist for data format. We support it in this module. Specific accelerator drivers can use hisi_acc_create_sgl_pool to allocate hardware SGLs ahead. Then use hisi_acc_sg_buf_map_to_hw_sgl to get one hardware SGL and pass related information to hardware SGL. The DMA address of mapped hardware SGL can be passed to SGL src/dst field in QM SQE. Signed-off-by: Zhou Wang <wangzhou1@hisilicon.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
5 lines
157 B
Makefile
5 lines
157 B
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
obj-$(CONFIG_CRYPTO_DEV_HISI_SEC) += sec/
|
|
obj-$(CONFIG_CRYPTO_DEV_HISI_QM) += qm.o
|
|
obj-$(CONFIG_CRYPTO_HISI_SGL) += sgl.o
|