forked from Minki/linux
df4a4eece7
According documentation bit ACLKRPOL is set to 0 (receiver samples data on falling edge) and when set to 1 (receiver samples data on rising edge). I2S data are always sampled on falling edge and valid during rising edge of bit clock. So in case of capture data transmitter sample data on falling edge and macsp must read then on rising edge. Signed-off-by: Marek Belisko <marek.belisko@streamunlimited.com> Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com> |
||
---|---|---|
.. | ||
davinci-evm.c | ||
davinci-i2s.c | ||
davinci-i2s.h | ||
davinci-mcasp.c | ||
davinci-mcasp.h | ||
davinci-pcm.c | ||
davinci-pcm.h | ||
davinci-sffsdr.c | ||
davinci-vcif.c | ||
Kconfig | ||
Makefile |