core:
- uapi: error out EBUSY when existing master
- uapi: rework SET/DROP MASTER permission handling
- remove drm_pci.h
- drm_pci* are now legacy
- introduced managed DRM resources
- subclassing support for drm_framebuffer
- simple encoder helper
- edid improvements
- vblank + writeback documentation improved
- drm/mm - optimise tree searches
- port drivers to use devm_drm_dev_alloc
dma-buf:
- add flag for p2p buffer support
mst:
- ACT timeout improvements
- remove drm_dp_mst_has_audio
- don't use 2nd TX slot - spec recommends against it
bridge:
- dw-hdmi various improvements
- chrontel ch7033 support
- fix stack issues with old gcc
hdmi:
- add unpack function for drm infoframe
fbdev:
- misc fbdev driver fixes
i915:
- uapi: global sseu pinning
- uapi: OA buffer polling
- uapi: remove generated perf code
- uapi: per-engine default property values in sysfs
- Tigerlake GEN12 enabled.
- Lots of gem refactoring
- Tigerlake enablement patches
- move to drm_device logging
- Icelake gamma HW readout
- push MST link retrain to hotplug work
- bandwidth atomic helpers
- ICL fixes
- RPS/GT refactoring
- Cherryview full-ppgtt support
- i915 locking guidelines documented
- require linear fb stride to be 512 multiple on gen9
- Tigerlake SAGV support
amdgpu:
- uapi: encrypted GPU memory handling
- uapi: add MEM_SYNC IB flag
- p2p dma-buf support
- export VRAM dma-bufs
- FRU chip access support
- RAS/SR-IOV updates
- Powerplay locking fixes
- VCN DPG (powergating) enablement
- GFX10 clockgating fixes
- DC fixes
- GPU reset fixes
- navi SDMA fix
- expose FP16 for modesetting
- DP 1.4 compliance fixes
- gfx10 soft recovery
- Improved Critical Thermal Faults handling
- resizable BAR on gmc10
amdkfd:
- uapi: GWS resource management
- track GPU memory per process
- report PCI domain in topology
radeon:
- safe reg list generator fixes
nouveau:
- HD audio fixes on recent systems
- vGPU detection (fail probe if we're on one, for now)
- Interlaced mode fixes (mostly avoidance on Turing, which doesn't support it)
- SVM improvements/fixes
- NVIDIA format modifier support
- Misc other fixes.
adv7511:
- HDMI SPDIF support
ast:
- allocate crtc state size
- fix double assignment
- fix suspend
bochs:
- drop connector register
cirrus:
- move to tiny drivers.
exynos:
- fix imported dma-buf mapping
- enable runtime PM
- fixes and cleanups
mediatek:
- DPI pin mode swap
- config mipi_tx current/impedance
lima:
- devfreq + cooling device support
- task handling improvements
- runtime PM support
pl111:
- vexpress init improvements
- fix module auto-load
rcar-du:
- DT bindings conversion to YAML
- Planes zpos sanity check and fix
- MAINTAINERS entry for LVDS panel driver
mcde:
- fix return value
mgag200:
- use managed config init
stm:
- read endpoints from DT
vboxvideo:
- use PCI managed functions
- drop WC mtrr
vkms:
- enable cursor by default
rockchip:
- afbc support
virtio:
- various cleanups
qxl:
- fix cursor notify port
hisilicon:
- 128-byte stride alignment fix
sun4i:
- improved format handling
-----BEGIN PGP SIGNATURE-----
iQIcBAABAgAGBQJe1edsAAoJEAx081l5xIa+bKEQAJAZv/8OMM2rx+p+GyKgrNpl
ihTX/oyToy8dw97s1kWF7V5kKU+qjF8aWlKoPS0xovzaMAzYSFz9FRNEUgqtTXMI
zIAzSXioqP21oL9/ZTHcXDULtz8Gk3uiPomgXMWLlNBdt3X5qvCwsmPRIYSwG0GJ
00VCvxDbVxGSM3wzcvbfyRwHCq3SrFvIusXv5jHnnxEFGH0C7Mj2/FLYMKLNjvli
Q8VEI2wQPZj1QdA8fLFVneIQsR6YUSko9OfFMANP8VJGpPMnUkvVxTJ5ACGJspvn
U/h6NYqJeUU2Y3BSKqtjIC3a1LY51tp5tL9q4H9TD1hqMckt6F2V7T2IeFU8i6+V
YzUsSiT4q1xB+uiFVcgopx2hyIp8INOEyWrVdYgw2JviROeRD+pDHvJd13ZNMnTe
GvLWQ/PfBFrcz8eligjiYjOf66ZTU+j/rivaOBFyrs9gdlsaEW2QRurFrcNX+0lZ
kDbLsIFjhYnPXsvHP87x4BuQCKQIEh8wWuxXuJjunBPdqVrJyltZWbBiKO571b5/
BtX6xj6ztUOffR2RdiVanzY546I2hEi7SHMUuWnMqXsOV46GBN0QvlpZad/47n9x
ZUy8HDDD0/qWuGwvPOJGIeAnUteWge9AhWXTeN5+1h5m+QEOzYkPKqC3Hp8TW1pM
gToTWgAhnu731fhzLWyt
=H7IS
-----END PGP SIGNATURE-----
Merge tag 'drm-next-2020-06-02' of git://anongit.freedesktop.org/drm/drm
Pull drm updates from Dave Airlie:
"Highlights:
- Core DRM had a lot of refactoring around managed drm resources to
make drivers simpler.
- Intel Tigerlake support is on by default
- amdgpu now support p2p PCI buffer sharing and encrypted GPU memory
Details:
core:
- uapi: error out EBUSY when existing master
- uapi: rework SET/DROP MASTER permission handling
- remove drm_pci.h
- drm_pci* are now legacy
- introduced managed DRM resources
- subclassing support for drm_framebuffer
- simple encoder helper
- edid improvements
- vblank + writeback documentation improved
- drm/mm - optimise tree searches
- port drivers to use devm_drm_dev_alloc
dma-buf:
- add flag for p2p buffer support
mst:
- ACT timeout improvements
- remove drm_dp_mst_has_audio
- don't use 2nd TX slot - spec recommends against it
bridge:
- dw-hdmi various improvements
- chrontel ch7033 support
- fix stack issues with old gcc
hdmi:
- add unpack function for drm infoframe
fbdev:
- misc fbdev driver fixes
i915:
- uapi: global sseu pinning
- uapi: OA buffer polling
- uapi: remove generated perf code
- uapi: per-engine default property values in sysfs
- Tigerlake GEN12 enabled.
- Lots of gem refactoring
- Tigerlake enablement patches
- move to drm_device logging
- Icelake gamma HW readout
- push MST link retrain to hotplug work
- bandwidth atomic helpers
- ICL fixes
- RPS/GT refactoring
- Cherryview full-ppgtt support
- i915 locking guidelines documented
- require linear fb stride to be 512 multiple on gen9
- Tigerlake SAGV support
amdgpu:
- uapi: encrypted GPU memory handling
- uapi: add MEM_SYNC IB flag
- p2p dma-buf support
- export VRAM dma-bufs
- FRU chip access support
- RAS/SR-IOV updates
- Powerplay locking fixes
- VCN DPG (powergating) enablement
- GFX10 clockgating fixes
- DC fixes
- GPU reset fixes
- navi SDMA fix
- expose FP16 for modesetting
- DP 1.4 compliance fixes
- gfx10 soft recovery
- Improved Critical Thermal Faults handling
- resizable BAR on gmc10
amdkfd:
- uapi: GWS resource management
- track GPU memory per process
- report PCI domain in topology
radeon:
- safe reg list generator fixes
nouveau:
- HD audio fixes on recent systems
- vGPU detection (fail probe if we're on one, for now)
- Interlaced mode fixes (mostly avoidance on Turing, which doesn't support it)
- SVM improvements/fixes
- NVIDIA format modifier support
- Misc other fixes.
adv7511:
- HDMI SPDIF support
ast:
- allocate crtc state size
- fix double assignment
- fix suspend
bochs:
- drop connector register
cirrus:
- move to tiny drivers.
exynos:
- fix imported dma-buf mapping
- enable runtime PM
- fixes and cleanups
mediatek:
- DPI pin mode swap
- config mipi_tx current/impedance
lima:
- devfreq + cooling device support
- task handling improvements
- runtime PM support
pl111:
- vexpress init improvements
- fix module auto-load
rcar-du:
- DT bindings conversion to YAML
- Planes zpos sanity check and fix
- MAINTAINERS entry for LVDS panel driver
mcde:
- fix return value
mgag200:
- use managed config init
stm:
- read endpoints from DT
vboxvideo:
- use PCI managed functions
- drop WC mtrr
vkms:
- enable cursor by default
rockchip:
- afbc support
virtio:
- various cleanups
qxl:
- fix cursor notify port
hisilicon:
- 128-byte stride alignment fix
sun4i:
- improved format handling"
* tag 'drm-next-2020-06-02' of git://anongit.freedesktop.org/drm/drm: (1401 commits)
drm/amd/display: Fix potential integer wraparound resulting in a hang
drm/amd/display: drop cursor position check in atomic test
drm/amdgpu: fix device attribute node create failed with multi gpu
drm/nouveau: use correct conflicting framebuffer API
drm/vblank: Fix -Wformat compile warnings on some arches
drm/amdgpu: Sync with VM root BO when switching VM to CPU update mode
drm/amd/display: Handle GPU reset for DC block
drm/amdgpu: add apu flags (v2)
drm/amd/powerpay: Disable gfxoff when setting manual mode on picasso and raven
drm/amdgpu: fix pm sysfs node handling (v2)
drm/amdgpu: move gpu_info parsing after common early init
drm/amdgpu: move discovery gfx config fetching
drm/nouveau/dispnv50: fix runtime pm imbalance on error
drm/nouveau: fix runtime pm imbalance on error
drm/nouveau: fix runtime pm imbalance on error
drm/nouveau/debugfs: fix runtime pm imbalance on error
drm/nouveau/nouveau/hmm: fix migrate zero page to GPU
drm/nouveau/nouveau/hmm: fix nouveau_dmem_chunk allocations
drm/nouveau/kms/nv50-: Share DP SST mode_valid() handling with MST
drm/nouveau/kms/nv50-: Move 8BPC limit for MST into nv50_mstc_get_modes()
...
378 lines
12 KiB
C
378 lines
12 KiB
C
/*
|
|
* Copyright (C) 2015 Red Hat, Inc.
|
|
* All Rights Reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining
|
|
* a copy of this software and associated documentation files (the
|
|
* "Software"), to deal in the Software without restriction, including
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
|
* distribute, sublicense, and/or sell copies of the Software, and to
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
|
* the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the
|
|
* next paragraph) shall be included in all copies or substantial
|
|
* portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
|
|
* IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
|
|
* LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
|
|
* OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
|
|
* WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef VIRTIO_DRV_H
|
|
#define VIRTIO_DRV_H
|
|
|
|
#include <linux/virtio.h>
|
|
#include <linux/virtio_ids.h>
|
|
#include <linux/virtio_config.h>
|
|
#include <linux/virtio_gpu.h>
|
|
|
|
#include <drm/drm_atomic.h>
|
|
#include <drm/drm_drv.h>
|
|
#include <drm/drm_encoder.h>
|
|
#include <drm/drm_fb_helper.h>
|
|
#include <drm/drm_gem.h>
|
|
#include <drm/drm_gem_shmem_helper.h>
|
|
#include <drm/drm_ioctl.h>
|
|
#include <drm/drm_probe_helper.h>
|
|
#include <drm/virtgpu_drm.h>
|
|
|
|
#define DRIVER_NAME "virtio_gpu"
|
|
#define DRIVER_DESC "virtio GPU"
|
|
#define DRIVER_DATE "0"
|
|
|
|
#define DRIVER_MAJOR 0
|
|
#define DRIVER_MINOR 1
|
|
#define DRIVER_PATCHLEVEL 0
|
|
|
|
struct virtio_gpu_object_params {
|
|
uint32_t format;
|
|
uint32_t width;
|
|
uint32_t height;
|
|
unsigned long size;
|
|
bool dumb;
|
|
/* 3d */
|
|
bool virgl;
|
|
uint32_t target;
|
|
uint32_t bind;
|
|
uint32_t depth;
|
|
uint32_t array_size;
|
|
uint32_t last_level;
|
|
uint32_t nr_samples;
|
|
uint32_t flags;
|
|
};
|
|
|
|
struct virtio_gpu_object {
|
|
struct drm_gem_shmem_object base;
|
|
uint32_t hw_res_handle;
|
|
bool dumb;
|
|
bool created;
|
|
};
|
|
#define gem_to_virtio_gpu_obj(gobj) \
|
|
container_of((gobj), struct virtio_gpu_object, base.base)
|
|
|
|
struct virtio_gpu_object_shmem {
|
|
struct virtio_gpu_object base;
|
|
struct sg_table *pages;
|
|
uint32_t mapped;
|
|
};
|
|
|
|
#define to_virtio_gpu_shmem(virtio_gpu_object) \
|
|
container_of((virtio_gpu_object), struct virtio_gpu_object_shmem, base)
|
|
|
|
struct virtio_gpu_object_array {
|
|
struct ww_acquire_ctx ticket;
|
|
struct list_head next;
|
|
u32 nents, total;
|
|
struct drm_gem_object *objs[];
|
|
};
|
|
|
|
struct virtio_gpu_vbuffer;
|
|
struct virtio_gpu_device;
|
|
|
|
typedef void (*virtio_gpu_resp_cb)(struct virtio_gpu_device *vgdev,
|
|
struct virtio_gpu_vbuffer *vbuf);
|
|
|
|
struct virtio_gpu_fence_driver {
|
|
atomic64_t last_seq;
|
|
uint64_t sync_seq;
|
|
uint64_t context;
|
|
struct list_head fences;
|
|
spinlock_t lock;
|
|
};
|
|
|
|
struct virtio_gpu_fence {
|
|
struct dma_fence f;
|
|
struct virtio_gpu_fence_driver *drv;
|
|
struct list_head node;
|
|
};
|
|
|
|
struct virtio_gpu_vbuffer {
|
|
char *buf;
|
|
int size;
|
|
|
|
void *data_buf;
|
|
uint32_t data_size;
|
|
|
|
char *resp_buf;
|
|
int resp_size;
|
|
virtio_gpu_resp_cb resp_cb;
|
|
void *resp_cb_data;
|
|
|
|
struct virtio_gpu_object_array *objs;
|
|
struct list_head list;
|
|
};
|
|
|
|
struct virtio_gpu_output {
|
|
int index;
|
|
struct drm_crtc crtc;
|
|
struct drm_connector conn;
|
|
struct drm_encoder enc;
|
|
struct virtio_gpu_display_one info;
|
|
struct virtio_gpu_update_cursor cursor;
|
|
struct edid *edid;
|
|
int cur_x;
|
|
int cur_y;
|
|
bool enabled;
|
|
};
|
|
#define drm_crtc_to_virtio_gpu_output(x) \
|
|
container_of(x, struct virtio_gpu_output, crtc)
|
|
|
|
struct virtio_gpu_framebuffer {
|
|
struct drm_framebuffer base;
|
|
struct virtio_gpu_fence *fence;
|
|
};
|
|
#define to_virtio_gpu_framebuffer(x) \
|
|
container_of(x, struct virtio_gpu_framebuffer, base)
|
|
|
|
struct virtio_gpu_queue {
|
|
struct virtqueue *vq;
|
|
spinlock_t qlock;
|
|
wait_queue_head_t ack_queue;
|
|
struct work_struct dequeue_work;
|
|
};
|
|
|
|
struct virtio_gpu_drv_capset {
|
|
uint32_t id;
|
|
uint32_t max_version;
|
|
uint32_t max_size;
|
|
};
|
|
|
|
struct virtio_gpu_drv_cap_cache {
|
|
struct list_head head;
|
|
void *caps_cache;
|
|
uint32_t id;
|
|
uint32_t version;
|
|
uint32_t size;
|
|
atomic_t is_valid;
|
|
};
|
|
|
|
struct virtio_gpu_device {
|
|
struct device *dev;
|
|
struct drm_device *ddev;
|
|
|
|
struct virtio_device *vdev;
|
|
|
|
struct virtio_gpu_output outputs[VIRTIO_GPU_MAX_SCANOUTS];
|
|
uint32_t num_scanouts;
|
|
|
|
struct virtio_gpu_queue ctrlq;
|
|
struct virtio_gpu_queue cursorq;
|
|
struct kmem_cache *vbufs;
|
|
|
|
atomic_t pending_commands;
|
|
|
|
struct ida resource_ida;
|
|
|
|
wait_queue_head_t resp_wq;
|
|
/* current display info */
|
|
spinlock_t display_info_lock;
|
|
bool display_info_pending;
|
|
|
|
struct virtio_gpu_fence_driver fence_drv;
|
|
|
|
struct ida ctx_id_ida;
|
|
|
|
bool has_virgl_3d;
|
|
bool has_edid;
|
|
bool has_indirect;
|
|
|
|
struct work_struct config_changed_work;
|
|
|
|
struct work_struct obj_free_work;
|
|
spinlock_t obj_free_lock;
|
|
struct list_head obj_free_list;
|
|
|
|
struct virtio_gpu_drv_capset *capsets;
|
|
uint32_t num_capsets;
|
|
struct list_head cap_cache;
|
|
};
|
|
|
|
struct virtio_gpu_fpriv {
|
|
uint32_t ctx_id;
|
|
bool context_created;
|
|
struct mutex context_lock;
|
|
};
|
|
|
|
/* virtgpu_ioctl.c */
|
|
#define DRM_VIRTIO_NUM_IOCTLS 10
|
|
extern struct drm_ioctl_desc virtio_gpu_ioctls[DRM_VIRTIO_NUM_IOCTLS];
|
|
void virtio_gpu_create_context(struct drm_device *dev, struct drm_file *file);
|
|
|
|
/* virtgpu_kms.c */
|
|
int virtio_gpu_init(struct drm_device *dev);
|
|
void virtio_gpu_deinit(struct drm_device *dev);
|
|
void virtio_gpu_release(struct drm_device *dev);
|
|
int virtio_gpu_driver_open(struct drm_device *dev, struct drm_file *file);
|
|
void virtio_gpu_driver_postclose(struct drm_device *dev, struct drm_file *file);
|
|
|
|
/* virtgpu_gem.c */
|
|
int virtio_gpu_gem_object_open(struct drm_gem_object *obj,
|
|
struct drm_file *file);
|
|
void virtio_gpu_gem_object_close(struct drm_gem_object *obj,
|
|
struct drm_file *file);
|
|
int virtio_gpu_mode_dumb_create(struct drm_file *file_priv,
|
|
struct drm_device *dev,
|
|
struct drm_mode_create_dumb *args);
|
|
int virtio_gpu_mode_dumb_mmap(struct drm_file *file_priv,
|
|
struct drm_device *dev,
|
|
uint32_t handle, uint64_t *offset_p);
|
|
|
|
struct virtio_gpu_object_array *virtio_gpu_array_alloc(u32 nents);
|
|
struct virtio_gpu_object_array*
|
|
virtio_gpu_array_from_handles(struct drm_file *drm_file, u32 *handles, u32 nents);
|
|
void virtio_gpu_array_add_obj(struct virtio_gpu_object_array *objs,
|
|
struct drm_gem_object *obj);
|
|
int virtio_gpu_array_lock_resv(struct virtio_gpu_object_array *objs);
|
|
void virtio_gpu_array_unlock_resv(struct virtio_gpu_object_array *objs);
|
|
void virtio_gpu_array_add_fence(struct virtio_gpu_object_array *objs,
|
|
struct dma_fence *fence);
|
|
void virtio_gpu_array_put_free(struct virtio_gpu_object_array *objs);
|
|
void virtio_gpu_array_put_free_delayed(struct virtio_gpu_device *vgdev,
|
|
struct virtio_gpu_object_array *objs);
|
|
void virtio_gpu_array_put_free_work(struct work_struct *work);
|
|
|
|
/* virtgpu_vq.c */
|
|
int virtio_gpu_alloc_vbufs(struct virtio_gpu_device *vgdev);
|
|
void virtio_gpu_free_vbufs(struct virtio_gpu_device *vgdev);
|
|
void virtio_gpu_cmd_create_resource(struct virtio_gpu_device *vgdev,
|
|
struct virtio_gpu_object *bo,
|
|
struct virtio_gpu_object_params *params,
|
|
struct virtio_gpu_object_array *objs,
|
|
struct virtio_gpu_fence *fence);
|
|
void virtio_gpu_cmd_unref_resource(struct virtio_gpu_device *vgdev,
|
|
struct virtio_gpu_object *bo);
|
|
void virtio_gpu_cmd_transfer_to_host_2d(struct virtio_gpu_device *vgdev,
|
|
uint64_t offset,
|
|
uint32_t width, uint32_t height,
|
|
uint32_t x, uint32_t y,
|
|
struct virtio_gpu_object_array *objs,
|
|
struct virtio_gpu_fence *fence);
|
|
void virtio_gpu_cmd_resource_flush(struct virtio_gpu_device *vgdev,
|
|
uint32_t resource_id,
|
|
uint32_t x, uint32_t y,
|
|
uint32_t width, uint32_t height);
|
|
void virtio_gpu_cmd_set_scanout(struct virtio_gpu_device *vgdev,
|
|
uint32_t scanout_id, uint32_t resource_id,
|
|
uint32_t width, uint32_t height,
|
|
uint32_t x, uint32_t y);
|
|
void virtio_gpu_object_attach(struct virtio_gpu_device *vgdev,
|
|
struct virtio_gpu_object *obj,
|
|
struct virtio_gpu_mem_entry *ents,
|
|
unsigned int nents);
|
|
int virtio_gpu_attach_status_page(struct virtio_gpu_device *vgdev);
|
|
int virtio_gpu_detach_status_page(struct virtio_gpu_device *vgdev);
|
|
void virtio_gpu_cursor_ping(struct virtio_gpu_device *vgdev,
|
|
struct virtio_gpu_output *output);
|
|
int virtio_gpu_cmd_get_display_info(struct virtio_gpu_device *vgdev);
|
|
int virtio_gpu_cmd_get_capset_info(struct virtio_gpu_device *vgdev, int idx);
|
|
int virtio_gpu_cmd_get_capset(struct virtio_gpu_device *vgdev,
|
|
int idx, int version,
|
|
struct virtio_gpu_drv_cap_cache **cache_p);
|
|
int virtio_gpu_cmd_get_edids(struct virtio_gpu_device *vgdev);
|
|
void virtio_gpu_cmd_context_create(struct virtio_gpu_device *vgdev, uint32_t id,
|
|
uint32_t nlen, const char *name);
|
|
void virtio_gpu_cmd_context_destroy(struct virtio_gpu_device *vgdev,
|
|
uint32_t id);
|
|
void virtio_gpu_cmd_context_attach_resource(struct virtio_gpu_device *vgdev,
|
|
uint32_t ctx_id,
|
|
struct virtio_gpu_object_array *objs);
|
|
void virtio_gpu_cmd_context_detach_resource(struct virtio_gpu_device *vgdev,
|
|
uint32_t ctx_id,
|
|
struct virtio_gpu_object_array *objs);
|
|
void virtio_gpu_cmd_submit(struct virtio_gpu_device *vgdev,
|
|
void *data, uint32_t data_size,
|
|
uint32_t ctx_id,
|
|
struct virtio_gpu_object_array *objs,
|
|
struct virtio_gpu_fence *fence);
|
|
void virtio_gpu_cmd_transfer_from_host_3d(struct virtio_gpu_device *vgdev,
|
|
uint32_t ctx_id,
|
|
uint64_t offset, uint32_t level,
|
|
struct drm_virtgpu_3d_box *box,
|
|
struct virtio_gpu_object_array *objs,
|
|
struct virtio_gpu_fence *fence);
|
|
void virtio_gpu_cmd_transfer_to_host_3d(struct virtio_gpu_device *vgdev,
|
|
uint32_t ctx_id,
|
|
uint64_t offset, uint32_t level,
|
|
struct drm_virtgpu_3d_box *box,
|
|
struct virtio_gpu_object_array *objs,
|
|
struct virtio_gpu_fence *fence);
|
|
void
|
|
virtio_gpu_cmd_resource_create_3d(struct virtio_gpu_device *vgdev,
|
|
struct virtio_gpu_object *bo,
|
|
struct virtio_gpu_object_params *params,
|
|
struct virtio_gpu_object_array *objs,
|
|
struct virtio_gpu_fence *fence);
|
|
void virtio_gpu_ctrl_ack(struct virtqueue *vq);
|
|
void virtio_gpu_cursor_ack(struct virtqueue *vq);
|
|
void virtio_gpu_fence_ack(struct virtqueue *vq);
|
|
void virtio_gpu_dequeue_ctrl_func(struct work_struct *work);
|
|
void virtio_gpu_dequeue_cursor_func(struct work_struct *work);
|
|
void virtio_gpu_dequeue_fence_func(struct work_struct *work);
|
|
|
|
void virtio_gpu_notify(struct virtio_gpu_device *vgdev);
|
|
|
|
/* virtgpu_display.c */
|
|
void virtio_gpu_modeset_init(struct virtio_gpu_device *vgdev);
|
|
void virtio_gpu_modeset_fini(struct virtio_gpu_device *vgdev);
|
|
|
|
/* virtgpu_plane.c */
|
|
uint32_t virtio_gpu_translate_format(uint32_t drm_fourcc);
|
|
struct drm_plane *virtio_gpu_plane_init(struct virtio_gpu_device *vgdev,
|
|
enum drm_plane_type type,
|
|
int index);
|
|
|
|
/* virtgpu_fence.c */
|
|
struct virtio_gpu_fence *virtio_gpu_fence_alloc(
|
|
struct virtio_gpu_device *vgdev);
|
|
void virtio_gpu_fence_emit(struct virtio_gpu_device *vgdev,
|
|
struct virtio_gpu_ctrl_hdr *cmd_hdr,
|
|
struct virtio_gpu_fence *fence);
|
|
void virtio_gpu_fence_event_process(struct virtio_gpu_device *vdev,
|
|
u64 last_seq);
|
|
|
|
/* virtgpu_object.c */
|
|
void virtio_gpu_cleanup_object(struct virtio_gpu_object *bo);
|
|
struct drm_gem_object *virtio_gpu_create_object(struct drm_device *dev,
|
|
size_t size);
|
|
int virtio_gpu_object_create(struct virtio_gpu_device *vgdev,
|
|
struct virtio_gpu_object_params *params,
|
|
struct virtio_gpu_object **bo_ptr,
|
|
struct virtio_gpu_fence *fence);
|
|
|
|
bool virtio_gpu_is_shmem(struct virtio_gpu_object *bo);
|
|
|
|
/* virtgpu_prime.c */
|
|
struct drm_gem_object *virtgpu_gem_prime_import_sg_table(
|
|
struct drm_device *dev, struct dma_buf_attachment *attach,
|
|
struct sg_table *sgt);
|
|
|
|
/* virtgpu_debugfs.c */
|
|
void virtio_gpu_debugfs_init(struct drm_minor *minor);
|
|
|
|
#endif
|