forked from Minki/linux
386d3299ef
The HDMI TX controller support HPD and RXSENSE signaling from the PHY via it's STAT0 PHY interface, but some vendor PHYs can manage these signals independently from the controller, thus these STAT0 handling should be moved to PHY specific operations and become optional. The existing STAT0 HPD and RXSENSE handling code is refactored into a supplementaty set of default PHY operations that are used automatically when the platform glue doesn't provide its own operations. Reviewed-by: Jose Abreu <joabreu@synopsys.com> Reviewed-by: Archit Taneja <architt@codeaurora.org> Reviewed-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> Link: http://patchwork.freedesktop.org/patch/msgid/1491309119-24220-2-git-send-email-narmstrong@baylibre.com
164 lines
7.8 KiB
C
164 lines
7.8 KiB
C
/*
|
|
* Copyright (C) 2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#ifndef __DW_HDMI__
|
|
#define __DW_HDMI__
|
|
|
|
#include <drm/drmP.h>
|
|
|
|
struct dw_hdmi;
|
|
|
|
/**
|
|
* DOC: Supported input formats and encodings
|
|
*
|
|
* Depending on the Hardware configuration of the Controller IP, it supports
|
|
* a subset of the following input formats and encodings on its internal
|
|
* 48bit bus.
|
|
*
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + Format Name + Format Code + Encodings +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + RGB 4:4:4 8bit + ``MEDIA_BUS_FMT_RGB888_1X24`` + ``V4L2_YCBCR_ENC_DEFAULT`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + RGB 4:4:4 10bits + ``MEDIA_BUS_FMT_RGB101010_1X30`` + ``V4L2_YCBCR_ENC_DEFAULT`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + RGB 4:4:4 12bits + ``MEDIA_BUS_FMT_RGB121212_1X36`` + ``V4L2_YCBCR_ENC_DEFAULT`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + RGB 4:4:4 16bits + ``MEDIA_BUS_FMT_RGB161616_1X48`` + ``V4L2_YCBCR_ENC_DEFAULT`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + YCbCr 4:4:4 8bit + ``MEDIA_BUS_FMT_YUV8_1X24`` + ``V4L2_YCBCR_ENC_601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_709`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_XV601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_XV709`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + YCbCr 4:4:4 10bits + ``MEDIA_BUS_FMT_YUV10_1X30`` + ``V4L2_YCBCR_ENC_601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_709`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_XV601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_XV709`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + YCbCr 4:4:4 12bits + ``MEDIA_BUS_FMT_YUV12_1X36`` + ``V4L2_YCBCR_ENC_601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_709`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_XV601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_XV709`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + YCbCr 4:4:4 16bits + ``MEDIA_BUS_FMT_YUV16_1X48`` + ``V4L2_YCBCR_ENC_601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_709`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_XV601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_XV709`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + YCbCr 4:2:2 8bit + ``MEDIA_BUS_FMT_UYVY8_1X16`` + ``V4L2_YCBCR_ENC_601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_709`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + YCbCr 4:2:2 10bits + ``MEDIA_BUS_FMT_UYVY10_1X20`` + ``V4L2_YCBCR_ENC_601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_709`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + YCbCr 4:2:2 12bits + ``MEDIA_BUS_FMT_UYVY12_1X24`` + ``V4L2_YCBCR_ENC_601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_709`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + YCbCr 4:2:0 8bit + ``MEDIA_BUS_FMT_UYYVYY8_0_5X24`` + ``V4L2_YCBCR_ENC_601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_709`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + YCbCr 4:2:0 10bits + ``MEDIA_BUS_FMT_UYYVYY10_0_5X30``+ ``V4L2_YCBCR_ENC_601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_709`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + YCbCr 4:2:0 12bits + ``MEDIA_BUS_FMT_UYYVYY12_0_5X36``+ ``V4L2_YCBCR_ENC_601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_709`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
* + YCbCr 4:2:0 16bits + ``MEDIA_BUS_FMT_UYYVYY16_0_5X48``+ ``V4L2_YCBCR_ENC_601`` +
|
|
* + + + or ``V4L2_YCBCR_ENC_709`` +
|
|
* +----------------------+----------------------------------+------------------------------+
|
|
*/
|
|
|
|
enum {
|
|
DW_HDMI_RES_8,
|
|
DW_HDMI_RES_10,
|
|
DW_HDMI_RES_12,
|
|
DW_HDMI_RES_MAX,
|
|
};
|
|
|
|
enum dw_hdmi_phy_type {
|
|
DW_HDMI_PHY_DWC_HDMI_TX_PHY = 0x00,
|
|
DW_HDMI_PHY_DWC_MHL_PHY_HEAC = 0xb2,
|
|
DW_HDMI_PHY_DWC_MHL_PHY = 0xc2,
|
|
DW_HDMI_PHY_DWC_HDMI_3D_TX_PHY_HEAC = 0xe2,
|
|
DW_HDMI_PHY_DWC_HDMI_3D_TX_PHY = 0xf2,
|
|
DW_HDMI_PHY_DWC_HDMI20_TX_PHY = 0xf3,
|
|
DW_HDMI_PHY_VENDOR_PHY = 0xfe,
|
|
};
|
|
|
|
struct dw_hdmi_mpll_config {
|
|
unsigned long mpixelclock;
|
|
struct {
|
|
u16 cpce;
|
|
u16 gmp;
|
|
} res[DW_HDMI_RES_MAX];
|
|
};
|
|
|
|
struct dw_hdmi_curr_ctrl {
|
|
unsigned long mpixelclock;
|
|
u16 curr[DW_HDMI_RES_MAX];
|
|
};
|
|
|
|
struct dw_hdmi_phy_config {
|
|
unsigned long mpixelclock;
|
|
u16 sym_ctr; /*clock symbol and transmitter control*/
|
|
u16 term; /*transmission termination value*/
|
|
u16 vlev_ctr; /* voltage level control */
|
|
};
|
|
|
|
struct dw_hdmi_phy_ops {
|
|
int (*init)(struct dw_hdmi *hdmi, void *data,
|
|
struct drm_display_mode *mode);
|
|
void (*disable)(struct dw_hdmi *hdmi, void *data);
|
|
enum drm_connector_status (*read_hpd)(struct dw_hdmi *hdmi, void *data);
|
|
void (*update_hpd)(struct dw_hdmi *hdmi, void *data,
|
|
bool force, bool disabled, bool rxsense);
|
|
void (*setup_hpd)(struct dw_hdmi *hdmi, void *data);
|
|
};
|
|
|
|
struct dw_hdmi_plat_data {
|
|
struct regmap *regm;
|
|
enum drm_mode_status (*mode_valid)(struct drm_connector *connector,
|
|
struct drm_display_mode *mode);
|
|
unsigned long input_bus_format;
|
|
unsigned long input_bus_encoding;
|
|
|
|
/* Vendor PHY support */
|
|
const struct dw_hdmi_phy_ops *phy_ops;
|
|
const char *phy_name;
|
|
void *phy_data;
|
|
|
|
/* Synopsys PHY support */
|
|
const struct dw_hdmi_mpll_config *mpll_cfg;
|
|
const struct dw_hdmi_curr_ctrl *cur_ctr;
|
|
const struct dw_hdmi_phy_config *phy_config;
|
|
int (*configure_phy)(struct dw_hdmi *hdmi,
|
|
const struct dw_hdmi_plat_data *pdata,
|
|
unsigned long mpixelclock);
|
|
};
|
|
|
|
int dw_hdmi_probe(struct platform_device *pdev,
|
|
const struct dw_hdmi_plat_data *plat_data);
|
|
void dw_hdmi_remove(struct platform_device *pdev);
|
|
void dw_hdmi_unbind(struct device *dev);
|
|
int dw_hdmi_bind(struct platform_device *pdev, struct drm_encoder *encoder,
|
|
const struct dw_hdmi_plat_data *plat_data);
|
|
|
|
void dw_hdmi_setup_rx_sense(struct device *dev, bool hpd, bool rx_sense);
|
|
|
|
void dw_hdmi_set_sample_rate(struct dw_hdmi *hdmi, unsigned int rate);
|
|
void dw_hdmi_audio_enable(struct dw_hdmi *hdmi);
|
|
void dw_hdmi_audio_disable(struct dw_hdmi *hdmi);
|
|
|
|
/* PHY configuration */
|
|
void dw_hdmi_phy_i2c_write(struct dw_hdmi *hdmi, unsigned short data,
|
|
unsigned char addr);
|
|
|
|
#endif /* __IMX_HDMI_H__ */
|