Daniel Vetter uncovered a nasty cycle in using the mmu-notifiers to
invalidate userptr objects which also happen to be pulled into GGTT
mmaps. That is when we unbind the userptr object (on mmu invalidation),
we revoke all CPU mmaps, which may then recurse into mmu invalidation.
We looked for ways of breaking the cycle, but the revocation on
invalidation is required and cannot be avoided. The only solution we
could see was to not allow such GGTT bindings of userptr objects in the
first place. In practice, no one really wants to use a GGTT mmapping of
a CPU pointer...
Just before Daniel's explosive lockdep patches land in v5.4-rc1, we got
a genuine blip from CI:
<4>[ 246.793958] ======================================================
<4>[ 246.793972] WARNING: possible circular locking dependency detected
<4>[ 246.793989] 5.3.0-gbd6c56f50d15-drmtip_372+ #1 Tainted: G U
<4>[ 246.794003] ------------------------------------------------------
<4>[ 246.794017] kswapd0/145 is trying to acquire lock:
<4>[ 246.794030] 000000003f565be6 (&dev->struct_mutex/1){+.+.}, at: userptr_mn_invalidate_range_start+0x18f/0x220 [i915]
<4>[ 246.794250]
but task is already holding lock:
<4>[ 246.794263] 000000001799cef9 (&anon_vma->rwsem){++++}, at: page_lock_anon_vma_read+0xe6/0x2a0
<4>[ 246.794291]
which lock already depends on the new lock.
<4>[ 246.794307]
the existing dependency chain (in reverse order) is:
<4>[ 246.794322]
-> #3 (&anon_vma->rwsem){++++}:
<4>[ 246.794344] down_write+0x33/0x70
<4>[ 246.794357] __vma_adjust+0x3d9/0x7b0
<4>[ 246.794370] __split_vma+0x16a/0x180
<4>[ 246.794385] mprotect_fixup+0x2a5/0x320
<4>[ 246.794399] do_mprotect_pkey+0x208/0x2e0
<4>[ 246.794413] __x64_sys_mprotect+0x16/0x20
<4>[ 246.794429] do_syscall_64+0x55/0x1c0
<4>[ 246.794443] entry_SYSCALL_64_after_hwframe+0x49/0xbe
<4>[ 246.794456]
-> #2 (&mapping->i_mmap_rwsem){++++}:
<4>[ 246.794478] down_write+0x33/0x70
<4>[ 246.794493] unmap_mapping_pages+0x48/0x130
<4>[ 246.794519] i915_vma_revoke_mmap+0x81/0x1b0 [i915]
<4>[ 246.794519] i915_vma_unbind+0x11d/0x4a0 [i915]
<4>[ 246.794519] i915_vma_destroy+0x31/0x300 [i915]
<4>[ 246.794519] __i915_gem_free_objects+0xb8/0x4b0 [i915]
<4>[ 246.794519] drm_file_free.part.0+0x1e6/0x290
<4>[ 246.794519] drm_release+0xa6/0xe0
<4>[ 246.794519] __fput+0xc2/0x250
<4>[ 246.794519] task_work_run+0x82/0xb0
<4>[ 246.794519] do_exit+0x35b/0xdb0
<4>[ 246.794519] do_group_exit+0x34/0xb0
<4>[ 246.794519] __x64_sys_exit_group+0xf/0x10
<4>[ 246.794519] do_syscall_64+0x55/0x1c0
<4>[ 246.794519] entry_SYSCALL_64_after_hwframe+0x49/0xbe
<4>[ 246.794519]
-> #1 (&vm->mutex){+.+.}:
<4>[ 246.794519] i915_gem_shrinker_taints_mutex+0x6d/0xe0 [i915]
<4>[ 246.794519] i915_address_space_init+0x9f/0x160 [i915]
<4>[ 246.794519] i915_ggtt_init_hw+0x55/0x170 [i915]
<4>[ 246.794519] i915_driver_probe+0xc9f/0x1620 [i915]
<4>[ 246.794519] i915_pci_probe+0x43/0x1b0 [i915]
<4>[ 246.794519] pci_device_probe+0x9e/0x120
<4>[ 246.794519] really_probe+0xea/0x3d0
<4>[ 246.794519] driver_probe_device+0x10b/0x120
<4>[ 246.794519] device_driver_attach+0x4a/0x50
<4>[ 246.794519] __driver_attach+0x97/0x130
<4>[ 246.794519] bus_for_each_dev+0x74/0xc0
<4>[ 246.794519] bus_add_driver+0x13f/0x210
<4>[ 246.794519] driver_register+0x56/0xe0
<4>[ 246.794519] do_one_initcall+0x58/0x300
<4>[ 246.794519] do_init_module+0x56/0x1f6
<4>[ 246.794519] load_module+0x25bd/0x2a40
<4>[ 246.794519] __se_sys_finit_module+0xd3/0xf0
<4>[ 246.794519] do_syscall_64+0x55/0x1c0
<4>[ 246.794519] entry_SYSCALL_64_after_hwframe+0x49/0xbe
<4>[ 246.794519]
-> #0 (&dev->struct_mutex/1){+.+.}:
<4>[ 246.794519] __lock_acquire+0x15d8/0x1e90
<4>[ 246.794519] lock_acquire+0xa6/0x1c0
<4>[ 246.794519] __mutex_lock+0x9d/0x9b0
<4>[ 246.794519] userptr_mn_invalidate_range_start+0x18f/0x220 [i915]
<4>[ 246.794519] __mmu_notifier_invalidate_range_start+0x85/0x110
<4>[ 246.794519] try_to_unmap_one+0x76b/0x860
<4>[ 246.794519] rmap_walk_anon+0x104/0x280
<4>[ 246.794519] try_to_unmap+0xc0/0xf0
<4>[ 246.794519] shrink_page_list+0x561/0xc10
<4>[ 246.794519] shrink_inactive_list+0x220/0x440
<4>[ 246.794519] shrink_node_memcg+0x36e/0x740
<4>[ 246.794519] shrink_node+0xcb/0x490
<4>[ 246.794519] balance_pgdat+0x241/0x580
<4>[ 246.794519] kswapd+0x16c/0x530
<4>[ 246.794519] kthread+0x119/0x130
<4>[ 246.794519] ret_from_fork+0x24/0x50
<4>[ 246.794519]
other info that might help us debug this:
<4>[ 246.794519] Chain exists of:
&dev->struct_mutex/1 --> &mapping->i_mmap_rwsem --> &anon_vma->rwsem
<4>[ 246.794519] Possible unsafe locking scenario:
<4>[ 246.794519] CPU0 CPU1
<4>[ 246.794519] ---- ----
<4>[ 246.794519] lock(&anon_vma->rwsem);
<4>[ 246.794519] lock(&mapping->i_mmap_rwsem);
<4>[ 246.794519] lock(&anon_vma->rwsem);
<4>[ 246.794519] lock(&dev->struct_mutex/1);
<4>[ 246.794519]
*** DEADLOCK ***
v2: Say no to mmap_ioctl
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=111744
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=111870
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Cc: Daniel Vetter <daniel.vetter@ffwll.ch>
Cc: stable@vger.kernel.org
Reviewed-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20190928082546.3473-1-chris@chris-wilson.co.uk
(cherry picked from commit a4311745bb
)
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
435 lines
12 KiB
C
435 lines
12 KiB
C
/*
|
|
* SPDX-License-Identifier: MIT
|
|
*
|
|
* Copyright © 2016 Intel Corporation
|
|
*/
|
|
|
|
#ifndef __I915_GEM_OBJECT_H__
|
|
#define __I915_GEM_OBJECT_H__
|
|
|
|
#include <drm/drm_gem.h>
|
|
#include <drm/drm_file.h>
|
|
#include <drm/drm_device.h>
|
|
|
|
#include <drm/i915_drm.h>
|
|
|
|
#include "i915_gem_object_types.h"
|
|
|
|
#include "i915_gem_gtt.h"
|
|
|
|
void i915_gem_init__objects(struct drm_i915_private *i915);
|
|
|
|
struct drm_i915_gem_object *i915_gem_object_alloc(void);
|
|
void i915_gem_object_free(struct drm_i915_gem_object *obj);
|
|
|
|
void i915_gem_object_init(struct drm_i915_gem_object *obj,
|
|
const struct drm_i915_gem_object_ops *ops);
|
|
struct drm_i915_gem_object *
|
|
i915_gem_object_create_shmem(struct drm_i915_private *i915, u64 size);
|
|
struct drm_i915_gem_object *
|
|
i915_gem_object_create_shmem_from_data(struct drm_i915_private *i915,
|
|
const void *data, size_t size);
|
|
|
|
extern const struct drm_i915_gem_object_ops i915_gem_shmem_ops;
|
|
void __i915_gem_object_release_shmem(struct drm_i915_gem_object *obj,
|
|
struct sg_table *pages,
|
|
bool needs_clflush);
|
|
|
|
int i915_gem_object_attach_phys(struct drm_i915_gem_object *obj, int align);
|
|
|
|
void i915_gem_close_object(struct drm_gem_object *gem, struct drm_file *file);
|
|
void i915_gem_free_object(struct drm_gem_object *obj);
|
|
|
|
void i915_gem_flush_free_objects(struct drm_i915_private *i915);
|
|
|
|
struct sg_table *
|
|
__i915_gem_object_unset_pages(struct drm_i915_gem_object *obj);
|
|
void i915_gem_object_truncate(struct drm_i915_gem_object *obj);
|
|
|
|
/**
|
|
* i915_gem_object_lookup_rcu - look up a temporary GEM object from its handle
|
|
* @filp: DRM file private date
|
|
* @handle: userspace handle
|
|
*
|
|
* Returns:
|
|
*
|
|
* A pointer to the object named by the handle if such exists on @filp, NULL
|
|
* otherwise. This object is only valid whilst under the RCU read lock, and
|
|
* note carefully the object may be in the process of being destroyed.
|
|
*/
|
|
static inline struct drm_i915_gem_object *
|
|
i915_gem_object_lookup_rcu(struct drm_file *file, u32 handle)
|
|
{
|
|
#ifdef CONFIG_LOCKDEP
|
|
WARN_ON(debug_locks && !lock_is_held(&rcu_lock_map));
|
|
#endif
|
|
return idr_find(&file->object_idr, handle);
|
|
}
|
|
|
|
static inline struct drm_i915_gem_object *
|
|
i915_gem_object_lookup(struct drm_file *file, u32 handle)
|
|
{
|
|
struct drm_i915_gem_object *obj;
|
|
|
|
rcu_read_lock();
|
|
obj = i915_gem_object_lookup_rcu(file, handle);
|
|
if (obj && !kref_get_unless_zero(&obj->base.refcount))
|
|
obj = NULL;
|
|
rcu_read_unlock();
|
|
|
|
return obj;
|
|
}
|
|
|
|
__deprecated
|
|
struct drm_gem_object *
|
|
drm_gem_object_lookup(struct drm_file *file, u32 handle);
|
|
|
|
__attribute__((nonnull))
|
|
static inline struct drm_i915_gem_object *
|
|
i915_gem_object_get(struct drm_i915_gem_object *obj)
|
|
{
|
|
drm_gem_object_get(&obj->base);
|
|
return obj;
|
|
}
|
|
|
|
__attribute__((nonnull))
|
|
static inline void
|
|
i915_gem_object_put(struct drm_i915_gem_object *obj)
|
|
{
|
|
__drm_gem_object_put(&obj->base);
|
|
}
|
|
|
|
#define assert_object_held(obj) dma_resv_assert_held((obj)->base.resv)
|
|
|
|
static inline void i915_gem_object_lock(struct drm_i915_gem_object *obj)
|
|
{
|
|
dma_resv_lock(obj->base.resv, NULL);
|
|
}
|
|
|
|
static inline int
|
|
i915_gem_object_lock_interruptible(struct drm_i915_gem_object *obj)
|
|
{
|
|
return dma_resv_lock_interruptible(obj->base.resv, NULL);
|
|
}
|
|
|
|
static inline void i915_gem_object_unlock(struct drm_i915_gem_object *obj)
|
|
{
|
|
dma_resv_unlock(obj->base.resv);
|
|
}
|
|
|
|
struct dma_fence *
|
|
i915_gem_object_lock_fence(struct drm_i915_gem_object *obj);
|
|
void i915_gem_object_unlock_fence(struct drm_i915_gem_object *obj,
|
|
struct dma_fence *fence);
|
|
|
|
static inline void
|
|
i915_gem_object_set_readonly(struct drm_i915_gem_object *obj)
|
|
{
|
|
obj->base.vma_node.readonly = true;
|
|
}
|
|
|
|
static inline bool
|
|
i915_gem_object_is_readonly(const struct drm_i915_gem_object *obj)
|
|
{
|
|
return obj->base.vma_node.readonly;
|
|
}
|
|
|
|
static inline bool
|
|
i915_gem_object_has_struct_page(const struct drm_i915_gem_object *obj)
|
|
{
|
|
return obj->ops->flags & I915_GEM_OBJECT_HAS_STRUCT_PAGE;
|
|
}
|
|
|
|
static inline bool
|
|
i915_gem_object_is_shrinkable(const struct drm_i915_gem_object *obj)
|
|
{
|
|
return obj->ops->flags & I915_GEM_OBJECT_IS_SHRINKABLE;
|
|
}
|
|
|
|
static inline bool
|
|
i915_gem_object_is_proxy(const struct drm_i915_gem_object *obj)
|
|
{
|
|
return obj->ops->flags & I915_GEM_OBJECT_IS_PROXY;
|
|
}
|
|
|
|
static inline bool
|
|
i915_gem_object_never_bind_ggtt(const struct drm_i915_gem_object *obj)
|
|
{
|
|
return obj->ops->flags & I915_GEM_OBJECT_NO_GGTT;
|
|
}
|
|
|
|
static inline bool
|
|
i915_gem_object_needs_async_cancel(const struct drm_i915_gem_object *obj)
|
|
{
|
|
return obj->ops->flags & I915_GEM_OBJECT_ASYNC_CANCEL;
|
|
}
|
|
|
|
static inline bool
|
|
i915_gem_object_is_framebuffer(const struct drm_i915_gem_object *obj)
|
|
{
|
|
return READ_ONCE(obj->frontbuffer);
|
|
}
|
|
|
|
static inline unsigned int
|
|
i915_gem_object_get_tiling(const struct drm_i915_gem_object *obj)
|
|
{
|
|
return obj->tiling_and_stride & TILING_MASK;
|
|
}
|
|
|
|
static inline bool
|
|
i915_gem_object_is_tiled(const struct drm_i915_gem_object *obj)
|
|
{
|
|
return i915_gem_object_get_tiling(obj) != I915_TILING_NONE;
|
|
}
|
|
|
|
static inline unsigned int
|
|
i915_gem_object_get_stride(const struct drm_i915_gem_object *obj)
|
|
{
|
|
return obj->tiling_and_stride & STRIDE_MASK;
|
|
}
|
|
|
|
static inline unsigned int
|
|
i915_gem_tile_height(unsigned int tiling)
|
|
{
|
|
GEM_BUG_ON(!tiling);
|
|
return tiling == I915_TILING_Y ? 32 : 8;
|
|
}
|
|
|
|
static inline unsigned int
|
|
i915_gem_object_get_tile_height(const struct drm_i915_gem_object *obj)
|
|
{
|
|
return i915_gem_tile_height(i915_gem_object_get_tiling(obj));
|
|
}
|
|
|
|
static inline unsigned int
|
|
i915_gem_object_get_tile_row_size(const struct drm_i915_gem_object *obj)
|
|
{
|
|
return (i915_gem_object_get_stride(obj) *
|
|
i915_gem_object_get_tile_height(obj));
|
|
}
|
|
|
|
int i915_gem_object_set_tiling(struct drm_i915_gem_object *obj,
|
|
unsigned int tiling, unsigned int stride);
|
|
|
|
struct scatterlist *
|
|
i915_gem_object_get_sg(struct drm_i915_gem_object *obj,
|
|
unsigned int n, unsigned int *offset);
|
|
|
|
struct page *
|
|
i915_gem_object_get_page(struct drm_i915_gem_object *obj,
|
|
unsigned int n);
|
|
|
|
struct page *
|
|
i915_gem_object_get_dirty_page(struct drm_i915_gem_object *obj,
|
|
unsigned int n);
|
|
|
|
dma_addr_t
|
|
i915_gem_object_get_dma_address_len(struct drm_i915_gem_object *obj,
|
|
unsigned long n,
|
|
unsigned int *len);
|
|
|
|
dma_addr_t
|
|
i915_gem_object_get_dma_address(struct drm_i915_gem_object *obj,
|
|
unsigned long n);
|
|
|
|
void __i915_gem_object_set_pages(struct drm_i915_gem_object *obj,
|
|
struct sg_table *pages,
|
|
unsigned int sg_page_sizes);
|
|
|
|
int ____i915_gem_object_get_pages(struct drm_i915_gem_object *obj);
|
|
int __i915_gem_object_get_pages(struct drm_i915_gem_object *obj);
|
|
|
|
static inline int __must_check
|
|
i915_gem_object_pin_pages(struct drm_i915_gem_object *obj)
|
|
{
|
|
might_lock(&obj->mm.lock);
|
|
|
|
if (atomic_inc_not_zero(&obj->mm.pages_pin_count))
|
|
return 0;
|
|
|
|
return __i915_gem_object_get_pages(obj);
|
|
}
|
|
|
|
static inline bool
|
|
i915_gem_object_has_pages(struct drm_i915_gem_object *obj)
|
|
{
|
|
return !IS_ERR_OR_NULL(READ_ONCE(obj->mm.pages));
|
|
}
|
|
|
|
static inline void
|
|
__i915_gem_object_pin_pages(struct drm_i915_gem_object *obj)
|
|
{
|
|
GEM_BUG_ON(!i915_gem_object_has_pages(obj));
|
|
|
|
atomic_inc(&obj->mm.pages_pin_count);
|
|
}
|
|
|
|
static inline bool
|
|
i915_gem_object_has_pinned_pages(struct drm_i915_gem_object *obj)
|
|
{
|
|
return atomic_read(&obj->mm.pages_pin_count);
|
|
}
|
|
|
|
static inline void
|
|
__i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj)
|
|
{
|
|
GEM_BUG_ON(!i915_gem_object_has_pages(obj));
|
|
GEM_BUG_ON(!i915_gem_object_has_pinned_pages(obj));
|
|
|
|
atomic_dec(&obj->mm.pages_pin_count);
|
|
}
|
|
|
|
static inline void
|
|
i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj)
|
|
{
|
|
__i915_gem_object_unpin_pages(obj);
|
|
}
|
|
|
|
enum i915_mm_subclass { /* lockdep subclass for obj->mm.lock/struct_mutex */
|
|
I915_MM_NORMAL = 0,
|
|
I915_MM_SHRINKER /* called "recursively" from direct-reclaim-esque */
|
|
};
|
|
|
|
int __i915_gem_object_put_pages(struct drm_i915_gem_object *obj,
|
|
enum i915_mm_subclass subclass);
|
|
void i915_gem_object_truncate(struct drm_i915_gem_object *obj);
|
|
void i915_gem_object_writeback(struct drm_i915_gem_object *obj);
|
|
|
|
enum i915_map_type {
|
|
I915_MAP_WB = 0,
|
|
I915_MAP_WC,
|
|
#define I915_MAP_OVERRIDE BIT(31)
|
|
I915_MAP_FORCE_WB = I915_MAP_WB | I915_MAP_OVERRIDE,
|
|
I915_MAP_FORCE_WC = I915_MAP_WC | I915_MAP_OVERRIDE,
|
|
};
|
|
|
|
/**
|
|
* i915_gem_object_pin_map - return a contiguous mapping of the entire object
|
|
* @obj: the object to map into kernel address space
|
|
* @type: the type of mapping, used to select pgprot_t
|
|
*
|
|
* Calls i915_gem_object_pin_pages() to prevent reaping of the object's
|
|
* pages and then returns a contiguous mapping of the backing storage into
|
|
* the kernel address space. Based on the @type of mapping, the PTE will be
|
|
* set to either WriteBack or WriteCombine (via pgprot_t).
|
|
*
|
|
* The caller is responsible for calling i915_gem_object_unpin_map() when the
|
|
* mapping is no longer required.
|
|
*
|
|
* Returns the pointer through which to access the mapped object, or an
|
|
* ERR_PTR() on error.
|
|
*/
|
|
void *__must_check i915_gem_object_pin_map(struct drm_i915_gem_object *obj,
|
|
enum i915_map_type type);
|
|
|
|
void __i915_gem_object_flush_map(struct drm_i915_gem_object *obj,
|
|
unsigned long offset,
|
|
unsigned long size);
|
|
static inline void i915_gem_object_flush_map(struct drm_i915_gem_object *obj)
|
|
{
|
|
__i915_gem_object_flush_map(obj, 0, obj->base.size);
|
|
}
|
|
|
|
/**
|
|
* i915_gem_object_unpin_map - releases an earlier mapping
|
|
* @obj: the object to unmap
|
|
*
|
|
* After pinning the object and mapping its pages, once you are finished
|
|
* with your access, call i915_gem_object_unpin_map() to release the pin
|
|
* upon the mapping. Once the pin count reaches zero, that mapping may be
|
|
* removed.
|
|
*/
|
|
static inline void i915_gem_object_unpin_map(struct drm_i915_gem_object *obj)
|
|
{
|
|
i915_gem_object_unpin_pages(obj);
|
|
}
|
|
|
|
void __i915_gem_object_release_mmap(struct drm_i915_gem_object *obj);
|
|
void i915_gem_object_release_mmap(struct drm_i915_gem_object *obj);
|
|
|
|
void
|
|
i915_gem_object_flush_write_domain(struct drm_i915_gem_object *obj,
|
|
unsigned int flush_domains);
|
|
|
|
int i915_gem_object_prepare_read(struct drm_i915_gem_object *obj,
|
|
unsigned int *needs_clflush);
|
|
int i915_gem_object_prepare_write(struct drm_i915_gem_object *obj,
|
|
unsigned int *needs_clflush);
|
|
#define CLFLUSH_BEFORE BIT(0)
|
|
#define CLFLUSH_AFTER BIT(1)
|
|
#define CLFLUSH_FLAGS (CLFLUSH_BEFORE | CLFLUSH_AFTER)
|
|
|
|
static inline void
|
|
i915_gem_object_finish_access(struct drm_i915_gem_object *obj)
|
|
{
|
|
i915_gem_object_unpin_pages(obj);
|
|
i915_gem_object_unlock(obj);
|
|
}
|
|
|
|
static inline struct intel_engine_cs *
|
|
i915_gem_object_last_write_engine(struct drm_i915_gem_object *obj)
|
|
{
|
|
struct intel_engine_cs *engine = NULL;
|
|
struct dma_fence *fence;
|
|
|
|
rcu_read_lock();
|
|
fence = dma_resv_get_excl_rcu(obj->base.resv);
|
|
rcu_read_unlock();
|
|
|
|
if (fence && dma_fence_is_i915(fence) && !dma_fence_is_signaled(fence))
|
|
engine = to_request(fence)->engine;
|
|
dma_fence_put(fence);
|
|
|
|
return engine;
|
|
}
|
|
|
|
void i915_gem_object_set_cache_coherency(struct drm_i915_gem_object *obj,
|
|
unsigned int cache_level);
|
|
void i915_gem_object_flush_if_display(struct drm_i915_gem_object *obj);
|
|
|
|
int __must_check
|
|
i915_gem_object_set_to_wc_domain(struct drm_i915_gem_object *obj, bool write);
|
|
int __must_check
|
|
i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, bool write);
|
|
int __must_check
|
|
i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write);
|
|
struct i915_vma * __must_check
|
|
i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj,
|
|
u32 alignment,
|
|
const struct i915_ggtt_view *view,
|
|
unsigned int flags);
|
|
void i915_gem_object_unpin_from_display_plane(struct i915_vma *vma);
|
|
|
|
void i915_gem_object_make_unshrinkable(struct drm_i915_gem_object *obj);
|
|
void i915_gem_object_make_shrinkable(struct drm_i915_gem_object *obj);
|
|
void i915_gem_object_make_purgeable(struct drm_i915_gem_object *obj);
|
|
|
|
static inline bool cpu_write_needs_clflush(struct drm_i915_gem_object *obj)
|
|
{
|
|
if (obj->cache_dirty)
|
|
return false;
|
|
|
|
if (!(obj->cache_coherent & I915_BO_CACHE_COHERENT_FOR_WRITE))
|
|
return true;
|
|
|
|
return obj->pin_global; /* currently in use by HW, keep flushed */
|
|
}
|
|
|
|
static inline void __start_cpu_write(struct drm_i915_gem_object *obj)
|
|
{
|
|
obj->read_domains = I915_GEM_DOMAIN_CPU;
|
|
obj->write_domain = I915_GEM_DOMAIN_CPU;
|
|
if (cpu_write_needs_clflush(obj))
|
|
obj->cache_dirty = true;
|
|
}
|
|
|
|
int i915_gem_object_wait(struct drm_i915_gem_object *obj,
|
|
unsigned int flags,
|
|
long timeout);
|
|
int i915_gem_object_wait_priority(struct drm_i915_gem_object *obj,
|
|
unsigned int flags,
|
|
const struct i915_sched_attr *attr);
|
|
#define I915_PRIORITY_DISPLAY I915_USER_PRIORITY(I915_PRIORITY_MAX)
|
|
|
|
#endif
|