ab597d35ef
Add PCIe Root Port driver for Xilinx PCIe NWL bridge IP. [bhelgaas: wait for link like dw_pcie_wait_for_link(), simplify bitmap error path, typos, whitespace, fold in Dan Carpenter's PTR_ERR() fix] Signed-off-by: Bharat Kumar Gogada <bharatku@xilinx.com> Signed-off-by: Ravi Kiran Gummaluri <rgummal@xilinx.com> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Reviewed-by: Marc Zyngier <marc.zyngier@arm.com> Acked-by: Rob Herring <robh@kernel.org>
26 lines
1.1 KiB
Makefile
26 lines
1.1 KiB
Makefile
obj-$(CONFIG_PCIE_DW) += pcie-designware.o
|
|
obj-$(CONFIG_PCI_DRA7XX) += pci-dra7xx.o
|
|
obj-$(CONFIG_PCI_EXYNOS) += pci-exynos.o
|
|
obj-$(CONFIG_PCI_IMX6) += pci-imx6.o
|
|
obj-$(CONFIG_PCI_MVEBU) += pci-mvebu.o
|
|
obj-$(CONFIG_PCI_TEGRA) += pci-tegra.o
|
|
obj-$(CONFIG_PCI_RCAR_GEN2) += pci-rcar-gen2.o
|
|
obj-$(CONFIG_PCI_RCAR_GEN2_PCIE) += pcie-rcar.o
|
|
obj-$(CONFIG_PCI_HOST_GENERIC) += pci-host-generic.o
|
|
obj-$(CONFIG_PCIE_SPEAR13XX) += pcie-spear13xx.o
|
|
obj-$(CONFIG_PCI_KEYSTONE) += pci-keystone-dw.o pci-keystone.o
|
|
obj-$(CONFIG_PCIE_XILINX) += pcie-xilinx.o
|
|
obj-$(CONFIG_PCIE_XILINX_NWL) += pcie-xilinx-nwl.o
|
|
obj-$(CONFIG_PCI_XGENE) += pci-xgene.o
|
|
obj-$(CONFIG_PCI_XGENE_MSI) += pci-xgene-msi.o
|
|
obj-$(CONFIG_PCI_LAYERSCAPE) += pci-layerscape.o
|
|
obj-$(CONFIG_PCI_VERSATILE) += pci-versatile.o
|
|
obj-$(CONFIG_PCIE_IPROC) += pcie-iproc.o
|
|
obj-$(CONFIG_PCIE_IPROC_MSI) += pcie-iproc-msi.o
|
|
obj-$(CONFIG_PCIE_IPROC_PLATFORM) += pcie-iproc-platform.o
|
|
obj-$(CONFIG_PCIE_IPROC_BCMA) += pcie-iproc-bcma.o
|
|
obj-$(CONFIG_PCIE_ALTERA) += pcie-altera.o
|
|
obj-$(CONFIG_PCIE_ALTERA_MSI) += pcie-altera-msi.o
|
|
obj-$(CONFIG_PCI_HISI) += pcie-hisi.o
|
|
obj-$(CONFIG_PCIE_QCOM) += pcie-qcom.o
|