cbba178708
Currently, nothing is output on the serial console, unless
"console=ttyS0,115200n8" or "earlycon" are appended to the kernel
command line. Enable automatic console selection using
chosen/stdout-path by adding a proper alias, and configure the expected
serial rate.
While at it, add aliases for the other three serial ports, which are
provided on the same micro-USB connector as the first one.
Fixes: 0fa6107eca ("RISC-V: Initial DTS for Microchip ICICLE board")
Signed-off-by: Geert Uytterhoeven <geert@linux-m68k.org>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
81 lines
1.1 KiB
Plaintext
81 lines
1.1 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
/* Copyright (c) 2020 Microchip Technology Inc */
|
|
|
|
/dts-v1/;
|
|
|
|
#include "microchip-mpfs.dtsi"
|
|
|
|
/* Clock frequency (in Hz) of the rtcclk */
|
|
#define RTCCLK_FREQ 1000000
|
|
|
|
/ {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
model = "Microchip PolarFire-SoC Icicle Kit";
|
|
compatible = "microchip,mpfs-icicle-kit";
|
|
|
|
aliases {
|
|
ethernet0 = &emac1;
|
|
serial0 = &serial0;
|
|
serial1 = &serial1;
|
|
serial2 = &serial2;
|
|
serial3 = &serial3;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
cpus {
|
|
timebase-frequency = <RTCCLK_FREQ>;
|
|
};
|
|
|
|
memory@80000000 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x80000000 0x0 0x40000000>;
|
|
clocks = <&clkcfg 26>;
|
|
};
|
|
|
|
soc {
|
|
};
|
|
};
|
|
|
|
&serial0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&serial1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&serial2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&serial3 {
|
|
status = "okay";
|
|
};
|
|
|
|
&sdcard {
|
|
status = "okay";
|
|
};
|
|
|
|
&emac0 {
|
|
phy-mode = "sgmii";
|
|
phy-handle = <&phy0>;
|
|
phy0: ethernet-phy@8 {
|
|
reg = <8>;
|
|
ti,fifo-depth = <0x01>;
|
|
};
|
|
};
|
|
|
|
&emac1 {
|
|
status = "okay";
|
|
phy-mode = "sgmii";
|
|
phy-handle = <&phy1>;
|
|
phy1: ethernet-phy@9 {
|
|
reg = <9>;
|
|
ti,fifo-depth = <0x01>;
|
|
};
|
|
};
|