Files
linux/arch/mips/include/asm
Romain Naour 1d7ba0165d mips: Do not include hi and lo in clobber list for R6
From [1]
"GCC 10 (PR 91233) won't silently allow registers that are not
architecturally available to be present in the clobber list anymore,
resulting in build failure for mips*r6 targets in form of:
...
.../sysdep.h:146:2: error: the register ‘lo’ cannot be clobbered in ‘asm’ for the current target
  146 |  __asm__ volatile (      \
      |  ^~~~~~~

This is because base R6 ISA doesn't define hi and lo registers w/o DSP
extension. This patch provides the alternative clobber list for r6 targets
that won't include those registers."

Since kernel 5.4 and mips support for generic vDSO [2], the kernel fail to
build for mips r6 cpus with gcc 10 for the same reason as glibc.

[1] https://sourceware.org/git/?p=glibc.git;a=commit;h=020b2a97bb15f807c0482f0faee2184ed05bcad8
[2] '24640f233b46 ("mips: Add support for generic vDSO")'

Signed-off-by: Romain Naour <romain.naour@gmail.com>
Signed-off-by: Sudip Mukherjee <sudipm.mukherjee@gmail.com>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
2021-04-23 13:42:05 +02:00
..
2020-09-07 22:25:27 +02:00
2020-09-07 22:25:27 +02:00
2020-09-07 22:25:27 +02:00
2021-01-22 11:40:00 +01:00
2020-09-07 22:25:27 +02:00
2020-09-07 22:25:27 +02:00
2020-09-07 22:25:27 +02:00
2020-09-07 22:25:27 +02:00
2021-01-15 15:27:54 +01:00
2020-11-11 23:49:22 +01:00
2019-10-31 15:03:10 -07:00
2020-05-22 09:09:01 +02:00
2019-05-22 18:45:52 -07:00
2020-05-22 09:09:01 +02:00
2021-01-04 11:37:27 +01:00
2021-03-10 15:18:48 +01:00
2020-05-19 17:39:32 +02:00
2019-02-04 10:56:41 -08:00
2020-05-22 09:10:53 +02:00
2021-04-06 15:12:58 +02:00
2021-02-13 09:53:23 +01:00
2018-08-01 13:20:15 -07:00
2021-04-06 15:12:58 +02:00
2019-04-03 10:32:54 +02:00
2021-04-15 23:42:21 +02:00
2019-10-02 14:06:41 -07:00
2019-07-25 21:45:05 -07:00
2021-01-27 21:49:16 +01:00
2020-09-07 22:25:27 +02:00