Jerome Brunet 513b67ac39 clk: meson: add mpll pre-divider ... mpll clocks parent can actually be divided by 1 or 2. So far, this divider has always been set to 1, so the calculation was correct. Now that we know it exists, model the tree correctly. If we ever get a platform where the divider is different, we won't get into trouble Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>		2018-03-13 10:09:56 +01:00
..
at91
axis
axs10x
bcm	clk: iproc: Minor tidy up of iproc pll data structures	2017-12-28 14:53:37 -08:00
berlin
h8300
hisilicon	Merge branch 'clk-divider-container' into clk-next	2018-01-26 16:43:14 -08:00
imgtec
imx
ingenic	clk: Add Ingenic jz4770 CGU driver	2018-01-18 22:05:55 +00:00
keystone
loongson1
mediatek	clk: mediatek: adjust dependency of reset.c to avoid unexpectedly being built	2018-01-10 13:41:15 -08:00
meson	clk: meson: add mpll pre-divider	2018-03-13 10:09:56 +01:00
microchip
mmp
mvebu	Merge branches 'clk-iproc', 'clk-mvebu' and 'clk-qcom-a53' into clk-next	2018-01-26 16:41:58 -08:00
mxs
nxp	Merge branch 'clk-divider-container' into clk-next	2018-01-26 16:43:14 -08:00
pistachio
pxa	clk: pxa: unbreak lookup of CLK_POUT	2017-12-28 10:43:30 -08:00
qcom	clk: qcom: use divider_ro_round_rate helper	2018-03-12 15:10:27 -07:00
renesas	clk: renesas: r8a7796: Add FDP clock	2018-01-05 11:14:38 +01:00
rockchip
samsung
sirf
socfpga
spear
sprd	Merge branch 'clk-divider-container' into clk-next	2018-01-26 16:43:14 -08:00
st
sunxi	The core framework has a handful of patches this time around, mostly due	2018-02-01 16:56:07 -08:00
sunxi-ng	Merge branches 'clk-aspeed', 'clk-lock-UP', 'clk-mediatek' and 'clk-allwinner' into clk-next	2018-01-26 16:43:39 -08:00
tegra
ti	Merge branches 'clk-qcom-alpha-pll', 'clk-check-ops-ptr', 'clk-protect-rate' and 'clk-omap' into clk-next	2018-01-26 16:41:39 -08:00
uniphier
ux500
versatile
x86
zte
zynq
clk-asm9260.c
clk-aspeed.c	clk: aspeed: Handle inverse polarity of USB port 1 clock gate	2018-01-26 16:22:48 -08:00
clk-axi-clkgen.c
clk-axm5516.c
clk-bulk.c
clk-cdce706.c
clk-cdce925.c
clk-clps711x.c
clk-composite.c
clk-conf.c
clk-cs2000-cp.c
clk-devres.c
clk-divider.c	clk: divider: read-only divider can propagate rate change	2018-03-12 15:10:26 -07:00
clk-efm32gg.c
clk-fixed-factor.c
clk-fixed-rate.c
clk-fractional-divider.c
clk-gate.c
clk-gemini.c
clk-gpio.c
clk-hi655x.c
clk-highbank.c
clk-hsdk-pll.c
clk-max77686.c
clk-moxart.c
clk-multiplier.c
clk-mux.c	clk: mux: add helper function for index/value translation	2018-03-12 15:10:23 -07:00
clk-nomadik.c
clk-nspire.c
clk-oxnas.c
clk-palmas.c
clk-pwm.c
clk-qoriq.c
clk-rk808.c
clk-s2mps11.c
clk-scpi.c
clk-si514.c
clk-si570.c
clk-si5351.c	clk: si5351: _si5351_clkout_reset_pll() can be static	2017-12-28 10:49:48 -08:00
clk-si5351.h
clk-stm32f4.c
clk-stm32h7.c
clk-tango4.c
clk-twl6040.c
clk-u300.c
clk-versaclock5.c
clk-vt8500.c
clk-wm831x.c
clk-xgene.c
clk.c	clk: call the clock init() callback before any other ops callback	2018-03-12 15:10:24 -07:00
clk.h	clk: Move __clk_{get,put}() into private clk.h API	2018-01-04 15:13:29 -08:00
clkdev.c	clk: Prepare to remove asm-generic/clkdev.h	2018-01-02 16:12:00 -08:00
Kconfig	Merge branches 'clk-aspeed', 'clk-lock-UP', 'clk-mediatek' and 'clk-allwinner' into clk-next	2018-01-26 16:43:39 -08:00
Makefile	Merge branches 'clk-aspeed', 'clk-lock-UP', 'clk-mediatek' and 'clk-allwinner' into clk-next	2018-01-26 16:43:39 -08:00