e5c86679d5
Linux IRQ #0 is reserved for error reporting and may not be used. Increase NR_IRQS for one additional slot and increase irq_domain_add_legacy parameter first_irq value to 1, so that linux IRQ #0 is not associated with hardware IRQ #0 in legacy IRQ domains. Introduce macro XTENSA_PIC_LINUX_IRQ for static translation of xtensa PIC hardware IRQ # to linux IRQ #. Use this macro in XTFPGA platform data definitions. This fixes inability to use hardware IRQ #0 in configurations that don't use device tree and allows for non-identity mapping between linux IRQ # and hardware IRQ #. Cc: stable@vger.kernel.org Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
70 lines
1.9 KiB
C
70 lines
1.9 KiB
C
/*
|
|
* arch/xtensa/platform/xtavnet/include/platform/hardware.h
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2006 Tensilica Inc.
|
|
*/
|
|
|
|
/*
|
|
* This file contains the hardware configuration of the XTAVNET boards.
|
|
*/
|
|
|
|
#include <asm/types.h>
|
|
|
|
#ifndef __XTENSA_XTAVNET_HARDWARE_H
|
|
#define __XTENSA_XTAVNET_HARDWARE_H
|
|
|
|
/* Memory configuration. */
|
|
|
|
#define PLATFORM_DEFAULT_MEM_START __XTENSA_UL(CONFIG_DEFAULT_MEM_START)
|
|
#define PLATFORM_DEFAULT_MEM_SIZE __XTENSA_UL(CONFIG_DEFAULT_MEM_SIZE)
|
|
|
|
/* Interrupt configuration. */
|
|
|
|
#define PLATFORM_NR_IRQS 0
|
|
|
|
/* Default assignment of LX60 devices to external interrupts. */
|
|
|
|
#ifdef CONFIG_XTENSA_MX
|
|
#define DUART16552_INTNUM XCHAL_EXTINT3_NUM
|
|
#define OETH_IRQ XCHAL_EXTINT4_NUM
|
|
#define C67X00_IRQ XCHAL_EXTINT8_NUM
|
|
#else
|
|
#define DUART16552_INTNUM XCHAL_EXTINT0_NUM
|
|
#define OETH_IRQ XCHAL_EXTINT1_NUM
|
|
#define C67X00_IRQ XCHAL_EXTINT5_NUM
|
|
#endif
|
|
|
|
/*
|
|
* Device addresses and parameters.
|
|
*/
|
|
|
|
/* UART */
|
|
#define DUART16552_PADDR (XCHAL_KIO_PADDR + 0x0D050020)
|
|
|
|
/* Misc. */
|
|
#define XTFPGA_FPGAREGS_VADDR IOADDR(0x0D020000)
|
|
/* Clock frequency in Hz (read-only): */
|
|
#define XTFPGA_CLKFRQ_VADDR (XTFPGA_FPGAREGS_VADDR + 0x04)
|
|
/* Setting of 8 DIP switches: */
|
|
#define DIP_SWITCHES_VADDR (XTFPGA_FPGAREGS_VADDR + 0x0C)
|
|
/* Software reset (write 0xdead): */
|
|
#define XTFPGA_SWRST_VADDR (XTFPGA_FPGAREGS_VADDR + 0x10)
|
|
|
|
/* OpenCores Ethernet controller: */
|
|
/* regs + RX/TX descriptors */
|
|
#define OETH_REGS_PADDR (XCHAL_KIO_PADDR + 0x0D030000)
|
|
#define OETH_REGS_SIZE 0x1000
|
|
#define OETH_SRAMBUFF_PADDR (XCHAL_KIO_PADDR + 0x0D800000)
|
|
|
|
/* 5*rx buffs + 5*tx buffs */
|
|
#define OETH_SRAMBUFF_SIZE (5 * 0x600 + 5 * 0x600)
|
|
|
|
#define C67X00_PADDR (XCHAL_KIO_PADDR + 0x0D0D0000)
|
|
#define C67X00_SIZE 0x10
|
|
|
|
#endif /* __XTENSA_XTAVNET_HARDWARE_H */
|