Files
linux/drivers/gpu/drm
Dave Stevenson 3b45eee87d drm/vc4: dsi: Correct DSI divider calculations
The divider calculations tried to find the divider just faster than the
clock requested. However if it required a divider of 7 then the for loop
aborted without handling the "error" case, and could end up with a clock
lower than requested.

The integer divider from parent PLL to DSI clock is also capable of
going up to /255, not just /7 that the driver was trying.  This allows
for slower link frequencies on the DSI bus where the resolution permits.

Correct the loop so that we always have a clock greater than requested,
and covering the whole range of dividers.

Fixes: 86c1b9eff3 ("drm/vc4: Adjust modes in DSI to work around the integer PLL divider.")
Signed-off-by: Dave Stevenson <dave.stevenson@raspberrypi.com>
Link: https://lore.kernel.org/r/20220613144800.326124-13-maxime@cerno.tech
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
2022-06-28 14:55:26 +02:00
..
2022-06-20 23:53:55 +03:00
2022-06-20 23:53:55 +03:00
2022-06-20 23:53:55 +03:00
2022-06-20 23:53:55 +03:00
2022-06-20 23:53:55 +03:00
2022-06-20 23:53:55 +03:00
2022-06-20 23:53:55 +03:00
2022-06-12 22:10:50 -01:00
2022-06-28 07:56:32 +02:00
2022-05-04 14:09:34 +02:00