forked from Minki/linux
71f349799b
At the moment we have a mixture of left-over version 0 and new-format version 1 files in arch/powerpc/boot/dts. This is potentially confusing to people new to the dts format attempting to figure it out. So, this patch converts all the as-yet unconverted dts v0 files and converts them to v1. They're mechanically-converted, and not hand tweaked so in some cases they're not 100% in keeping with usual v1 style, but the convertor program does have some heuristics so the discrepancies aren't too bad. I have checked that this patch produces no changes to the resulting dtb binaries. Signed-off-by: David Gibson <david@gibson.dropbear.id.au> Acked-by: Josh Boyer <jwboyer@linux.vnet.ibm.com> Acked-by: Geoff Levand <geoffrey.levand@am.sony.com> Signed-off-by: Josh Boyer <jwboyer@linux.vnet.ibm.com>
338 lines
8.2 KiB
Plaintext
338 lines
8.2 KiB
Plaintext
/*
|
|
* Device Tree Source for IBM Ebony
|
|
*
|
|
* Copyright (c) 2006, 2007 IBM Corp.
|
|
* Josh Boyer <jwboyer@linux.vnet.ibm.com>, David Gibson <dwg@au1.ibm.com>
|
|
*
|
|
* FIXME: Draft only!
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without
|
|
* any warranty of any kind, whether express or implied.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
/ {
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
model = "ibm,ebony";
|
|
compatible = "ibm,ebony";
|
|
dcr-parent = <&{/cpus/cpu@0}>;
|
|
|
|
aliases {
|
|
ethernet0 = &EMAC0;
|
|
ethernet1 = &EMAC1;
|
|
serial0 = &UART0;
|
|
serial1 = &UART1;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
model = "PowerPC,440GP";
|
|
reg = <0x00000000>;
|
|
clock-frequency = <0>; // Filled in by zImage
|
|
timebase-frequency = <0>; // Filled in by zImage
|
|
i-cache-line-size = <32>;
|
|
d-cache-line-size = <32>;
|
|
i-cache-size = <32768>; /* 32 kB */
|
|
d-cache-size = <32768>; /* 32 kB */
|
|
dcr-controller;
|
|
dcr-access-method = "native";
|
|
};
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0x00000000 0x00000000 0x00000000>; // Filled in by zImage
|
|
};
|
|
|
|
UIC0: interrupt-controller0 {
|
|
compatible = "ibm,uic-440gp", "ibm,uic";
|
|
interrupt-controller;
|
|
cell-index = <0>;
|
|
dcr-reg = <0x0c0 0x009>;
|
|
#address-cells = <0>;
|
|
#size-cells = <0>;
|
|
#interrupt-cells = <2>;
|
|
|
|
};
|
|
|
|
UIC1: interrupt-controller1 {
|
|
compatible = "ibm,uic-440gp", "ibm,uic";
|
|
interrupt-controller;
|
|
cell-index = <1>;
|
|
dcr-reg = <0x0d0 0x009>;
|
|
#address-cells = <0>;
|
|
#size-cells = <0>;
|
|
#interrupt-cells = <2>;
|
|
interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
|
|
interrupt-parent = <&UIC0>;
|
|
};
|
|
|
|
CPC0: cpc {
|
|
compatible = "ibm,cpc-440gp";
|
|
dcr-reg = <0x0b0 0x003 0x0e0 0x010>;
|
|
// FIXME: anything else?
|
|
};
|
|
|
|
plb {
|
|
compatible = "ibm,plb-440gp", "ibm,plb4";
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
clock-frequency = <0>; // Filled in by zImage
|
|
|
|
SDRAM0: memory-controller {
|
|
compatible = "ibm,sdram-440gp";
|
|
dcr-reg = <0x010 0x002>;
|
|
// FIXME: anything else?
|
|
};
|
|
|
|
SRAM0: sram {
|
|
compatible = "ibm,sram-440gp";
|
|
dcr-reg = <0x020 0x008 0x00a 0x001>;
|
|
};
|
|
|
|
DMA0: dma {
|
|
// FIXME: ???
|
|
compatible = "ibm,dma-440gp";
|
|
dcr-reg = <0x100 0x027>;
|
|
};
|
|
|
|
MAL0: mcmal {
|
|
compatible = "ibm,mcmal-440gp", "ibm,mcmal";
|
|
dcr-reg = <0x180 0x062>;
|
|
num-tx-chans = <4>;
|
|
num-rx-chans = <4>;
|
|
interrupt-parent = <&MAL0>;
|
|
interrupts = <0x0 0x1 0x2 0x3 0x4>;
|
|
#interrupt-cells = <1>;
|
|
#address-cells = <0>;
|
|
#size-cells = <0>;
|
|
interrupt-map = </*TXEOB*/ 0x0 &UIC0 0xa 0x4
|
|
/*RXEOB*/ 0x1 &UIC0 0xb 0x4
|
|
/*SERR*/ 0x2 &UIC1 0x0 0x4
|
|
/*TXDE*/ 0x3 &UIC1 0x1 0x4
|
|
/*RXDE*/ 0x4 &UIC1 0x2 0x4>;
|
|
interrupt-map-mask = <0xffffffff>;
|
|
};
|
|
|
|
POB0: opb {
|
|
compatible = "ibm,opb-440gp", "ibm,opb";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
/* Wish there was a nicer way of specifying a full 32-bit
|
|
range */
|
|
ranges = <0x00000000 0x00000001 0x00000000 0x80000000
|
|
0x80000000 0x00000001 0x80000000 0x80000000>;
|
|
dcr-reg = <0x090 0x00b>;
|
|
interrupt-parent = <&UIC1>;
|
|
interrupts = <0x7 0x4>;
|
|
clock-frequency = <0>; // Filled in by zImage
|
|
|
|
EBC0: ebc {
|
|
compatible = "ibm,ebc-440gp", "ibm,ebc";
|
|
dcr-reg = <0x012 0x002>;
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
clock-frequency = <0>; // Filled in by zImage
|
|
// ranges property is supplied by zImage
|
|
// based on firmware's configuration of the
|
|
// EBC bridge
|
|
interrupts = <0x5 0x4>;
|
|
interrupt-parent = <&UIC1>;
|
|
|
|
small-flash@0,80000 {
|
|
compatible = "jedec-flash";
|
|
bank-width = <1>;
|
|
reg = <0x00000000 0x00080000 0x00080000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
partition@0 {
|
|
label = "OpenBIOS";
|
|
reg = <0x00000000 0x00080000>;
|
|
read-only;
|
|
};
|
|
};
|
|
|
|
nvram@1,0 {
|
|
/* NVRAM & RTC */
|
|
compatible = "ds1743-nvram";
|
|
#bytes = <0x2000>;
|
|
reg = <0x00000001 0x00000000 0x00002000>;
|
|
};
|
|
|
|
large-flash@2,0 {
|
|
compatible = "jedec-flash";
|
|
bank-width = <1>;
|
|
reg = <0x00000002 0x00000000 0x00400000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
partition@0 {
|
|
label = "fs";
|
|
reg = <0x00000000 0x00380000>;
|
|
};
|
|
partition@380000 {
|
|
label = "firmware";
|
|
reg = <0x00380000 0x00080000>;
|
|
};
|
|
};
|
|
|
|
ir@3,0 {
|
|
reg = <0x00000003 0x00000000 0x00000010>;
|
|
};
|
|
|
|
fpga@7,0 {
|
|
compatible = "Ebony-FPGA";
|
|
reg = <0x00000007 0x00000000 0x00000010>;
|
|
virtual-reg = <0xe8300000>;
|
|
};
|
|
};
|
|
|
|
UART0: serial@40000200 {
|
|
device_type = "serial";
|
|
compatible = "ns16550";
|
|
reg = <0x40000200 0x00000008>;
|
|
virtual-reg = <0xe0000200>;
|
|
clock-frequency = <11059200>;
|
|
current-speed = <9600>;
|
|
interrupt-parent = <&UIC0>;
|
|
interrupts = <0x0 0x4>;
|
|
};
|
|
|
|
UART1: serial@40000300 {
|
|
device_type = "serial";
|
|
compatible = "ns16550";
|
|
reg = <0x40000300 0x00000008>;
|
|
virtual-reg = <0xe0000300>;
|
|
clock-frequency = <11059200>;
|
|
current-speed = <9600>;
|
|
interrupt-parent = <&UIC0>;
|
|
interrupts = <0x1 0x4>;
|
|
};
|
|
|
|
IIC0: i2c@40000400 {
|
|
/* FIXME */
|
|
compatible = "ibm,iic-440gp", "ibm,iic";
|
|
reg = <0x40000400 0x00000014>;
|
|
interrupt-parent = <&UIC0>;
|
|
interrupts = <0x2 0x4>;
|
|
};
|
|
IIC1: i2c@40000500 {
|
|
/* FIXME */
|
|
compatible = "ibm,iic-440gp", "ibm,iic";
|
|
reg = <0x40000500 0x00000014>;
|
|
interrupt-parent = <&UIC0>;
|
|
interrupts = <0x3 0x4>;
|
|
};
|
|
|
|
GPIO0: gpio@40000700 {
|
|
/* FIXME */
|
|
compatible = "ibm,gpio-440gp";
|
|
reg = <0x40000700 0x00000020>;
|
|
};
|
|
|
|
ZMII0: emac-zmii@40000780 {
|
|
compatible = "ibm,zmii-440gp", "ibm,zmii";
|
|
reg = <0x40000780 0x0000000c>;
|
|
};
|
|
|
|
EMAC0: ethernet@40000800 {
|
|
device_type = "network";
|
|
compatible = "ibm,emac-440gp", "ibm,emac";
|
|
interrupt-parent = <&UIC1>;
|
|
interrupts = <0x1c 0x4 0x1d 0x4>;
|
|
reg = <0x40000800 0x00000070>;
|
|
local-mac-address = [000000000000]; // Filled in by zImage
|
|
mal-device = <&MAL0>;
|
|
mal-tx-channel = <0 1>;
|
|
mal-rx-channel = <0>;
|
|
cell-index = <0>;
|
|
max-frame-size = <1500>;
|
|
rx-fifo-size = <4096>;
|
|
tx-fifo-size = <2048>;
|
|
phy-mode = "rmii";
|
|
phy-map = <0x00000001>;
|
|
zmii-device = <&ZMII0>;
|
|
zmii-channel = <0>;
|
|
};
|
|
EMAC1: ethernet@40000900 {
|
|
device_type = "network";
|
|
compatible = "ibm,emac-440gp", "ibm,emac";
|
|
interrupt-parent = <&UIC1>;
|
|
interrupts = <0x1e 0x4 0x1f 0x4>;
|
|
reg = <0x40000900 0x00000070>;
|
|
local-mac-address = [000000000000]; // Filled in by zImage
|
|
mal-device = <&MAL0>;
|
|
mal-tx-channel = <2 3>;
|
|
mal-rx-channel = <1>;
|
|
cell-index = <1>;
|
|
max-frame-size = <1500>;
|
|
rx-fifo-size = <4096>;
|
|
tx-fifo-size = <2048>;
|
|
phy-mode = "rmii";
|
|
phy-map = <0x00000001>;
|
|
zmii-device = <&ZMII0>;
|
|
zmii-channel = <1>;
|
|
};
|
|
|
|
|
|
GPT0: gpt@40000a00 {
|
|
/* FIXME */
|
|
reg = <0x40000a00 0x000000d4>;
|
|
interrupt-parent = <&UIC0>;
|
|
interrupts = <0x12 0x4 0x13 0x4 0x14 0x4 0x15 0x4 0x16 0x4>;
|
|
};
|
|
|
|
};
|
|
|
|
PCIX0: pci@20ec00000 {
|
|
device_type = "pci";
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
compatible = "ibm,plb440gp-pcix", "ibm,plb-pcix";
|
|
primary;
|
|
reg = <0x00000002 0x0ec00000 0x00000008 /* Config space access */
|
|
0x00000000 0x00000000 0x00000000 /* no IACK cycles */
|
|
0x00000002 0x0ed00000 0x00000004 /* Special cycles */
|
|
0x00000002 0x0ec80000 0x000000f0 /* Internal registers */
|
|
0x00000002 0x0ec80100 0x000000fc>; /* Internal messaging registers */
|
|
|
|
/* Outbound ranges, one memory and one IO,
|
|
* later cannot be changed
|
|
*/
|
|
ranges = <0x02000000 0x00000000 0x80000000 0x00000003 0x80000000 0x00000000 0x80000000
|
|
0x01000000 0x00000000 0x00000000 0x00000002 0x08000000 0x00000000 0x00010000>;
|
|
|
|
/* Inbound 2GB range starting at 0 */
|
|
dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;
|
|
|
|
/* Ebony has all 4 IRQ pins tied together per slot */
|
|
interrupt-map-mask = <0xf800 0x0 0x0 0x0>;
|
|
interrupt-map = <
|
|
/* IDSEL 1 */
|
|
0x800 0x0 0x0 0x0 &UIC0 0x17 0x8
|
|
|
|
/* IDSEL 2 */
|
|
0x1000 0x0 0x0 0x0 &UIC0 0x18 0x8
|
|
|
|
/* IDSEL 3 */
|
|
0x1800 0x0 0x0 0x0 &UIC0 0x19 0x8
|
|
|
|
/* IDSEL 4 */
|
|
0x2000 0x0 0x0 0x0 &UIC0 0x1a 0x8
|
|
>;
|
|
};
|
|
};
|
|
|
|
chosen {
|
|
linux,stdout-path = "/plb/opb/serial@40000200";
|
|
};
|
|
};
|