forked from Minki/linux
54458dac34
Add the DT nodes for the Prefetch Resolve Gaskets found on i.MX6QP and hook them up to the assigned IPU nodes. Signed-off-by: Lucas Stach <l.stach@pengutronix.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
150 lines
4.5 KiB
Plaintext
150 lines
4.5 KiB
Plaintext
/*
|
|
* Copyright 2016 Freescale Semiconductor, Inc.
|
|
*
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
* of the GPL or the X11 license, at your option. Note that this dual
|
|
* licensing only applies to this file, and not this project as a
|
|
* whole.
|
|
*
|
|
* a) This file is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of the
|
|
* License, or (at your option) any later version.
|
|
*
|
|
* This file is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* Or, alternatively,
|
|
*
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
* obtaining a copy of this software and associated documentation
|
|
* files (the "Software"), to deal in the Software without
|
|
* restriction, including without limitation the rights to use,
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following
|
|
* conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be
|
|
* included in all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include "imx6q.dtsi"
|
|
|
|
/ {
|
|
soc {
|
|
ocram2: sram@00940000 {
|
|
compatible = "mmio-sram";
|
|
reg = <0x00940000 0x20000>;
|
|
clocks = <&clks IMX6QDL_CLK_OCRAM>;
|
|
};
|
|
|
|
ocram3: sram@00960000 {
|
|
compatible = "mmio-sram";
|
|
reg = <0x00960000 0x20000>;
|
|
clocks = <&clks IMX6QDL_CLK_OCRAM>;
|
|
};
|
|
|
|
aips-bus@02100000 {
|
|
pre1: pre@21c8000 {
|
|
compatible = "fsl,imx6qp-pre";
|
|
reg = <0x021c8000 0x1000>;
|
|
interrupts = <GIC_SPI 90 IRQ_TYPE_EDGE_RISING>;
|
|
clocks = <&clks IMX6QDL_CLK_PRE0>;
|
|
clock-names = "axi";
|
|
fsl,iram = <&ocram2>;
|
|
};
|
|
|
|
pre2: pre@21c9000 {
|
|
compatible = "fsl,imx6qp-pre";
|
|
reg = <0x021c9000 0x1000>;
|
|
interrupts = <GIC_SPI 97 IRQ_TYPE_EDGE_RISING>;
|
|
clocks = <&clks IMX6QDL_CLK_PRE1>;
|
|
clock-names = "axi";
|
|
fsl,iram = <&ocram2>;
|
|
};
|
|
|
|
pre3: pre@21ca000 {
|
|
compatible = "fsl,imx6qp-pre";
|
|
reg = <0x021ca000 0x1000>;
|
|
interrupts = <GIC_SPI 98 IRQ_TYPE_EDGE_RISING>;
|
|
clocks = <&clks IMX6QDL_CLK_PRE2>;
|
|
clock-names = "axi";
|
|
fsl,iram = <&ocram3>;
|
|
};
|
|
|
|
pre4: pre@21cb000 {
|
|
compatible = "fsl,imx6qp-pre";
|
|
reg = <0x021cb000 0x1000>;
|
|
interrupts = <GIC_SPI 99 IRQ_TYPE_EDGE_RISING>;
|
|
clocks = <&clks IMX6QDL_CLK_PRE3>;
|
|
clock-names = "axi";
|
|
fsl,iram = <&ocram3>;
|
|
};
|
|
|
|
prg1: prg@21cc000 {
|
|
compatible = "fsl,imx6qp-prg";
|
|
reg = <0x021cc000 0x1000>;
|
|
clocks = <&clks IMX6QDL_CLK_PRG0_APB>,
|
|
<&clks IMX6QDL_CLK_PRG0_AXI>;
|
|
clock-names = "ipg", "axi";
|
|
fsl,pres = <&pre1>, <&pre2>, <&pre3>;
|
|
};
|
|
|
|
prg2: prg@21cd000 {
|
|
compatible = "fsl,imx6qp-prg";
|
|
reg = <0x021cd000 0x1000>;
|
|
clocks = <&clks IMX6QDL_CLK_PRG1_APB>,
|
|
<&clks IMX6QDL_CLK_PRG1_AXI>;
|
|
clock-names = "ipg", "axi";
|
|
fsl,pres = <&pre4>, <&pre2>, <&pre3>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&fec {
|
|
/delete-property/interrupts-extended;
|
|
interrupts = <0 118 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 119 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
&ipu1 {
|
|
compatible = "fsl,imx6qp-ipu", "fsl,imx6q-ipu";
|
|
fsl,prg = <&prg1>;
|
|
};
|
|
|
|
&ipu2 {
|
|
compatible = "fsl,imx6qp-ipu", "fsl,imx6q-ipu";
|
|
fsl,prg = <&prg2>;
|
|
};
|
|
|
|
&ldb {
|
|
clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>, <&clks IMX6QDL_CLK_LDB_DI1_SEL>,
|
|
<&clks IMX6QDL_CLK_IPU1_DI0_SEL>, <&clks IMX6QDL_CLK_IPU1_DI1_SEL>,
|
|
<&clks IMX6QDL_CLK_IPU2_DI0_SEL>, <&clks IMX6QDL_CLK_IPU2_DI1_SEL>,
|
|
<&clks IMX6QDL_CLK_LDB_DI0_PODF>, <&clks IMX6QDL_CLK_LDB_DI1_PODF>;
|
|
clock-names = "di0_pll", "di1_pll",
|
|
"di0_sel", "di1_sel", "di2_sel", "di3_sel",
|
|
"di0", "di1";
|
|
};
|
|
|
|
&mmdc0 {
|
|
compatible = "fsl,imx6qp-mmdc", "fsl,imx6q-mmdc";
|
|
};
|
|
|
|
&pcie {
|
|
compatible = "fsl,imx6qp-pcie", "snps,dw-pcie";
|
|
};
|