forked from Minki/linux
1ad7d70562
This patch enables support for hardware instruction breakpoint in xmon on POWER8 platform with the help of a new register called the CIABR (Completed Instruction Address Breakpoint Register). With this patch, a single hardware instruction breakpoint can be added and cleared during any active xmon debug session. The hardware based instruction breakpoint mechanism works correctly with the existing TRAP based instruction breakpoint available on xmon. There are no powerpc CPU with CPU_FTR_IABR feature any more. This patch has re-purposed all the existing IABR related code to work with CIABR register based HW instruction breakpoint. This has one odd feature, which is that when we hit a breakpoint xmon doesn't tell us we have hit the breakpoint. This is because xmon is expecting bp->address == regs->nip. Because CIABR fires on completition regs->nip points to the instruction after the breakpoint. We could fix that, but it would then confuse other parts of the xmon code which think we need to emulate the instruction. [mpe] Signed-off-by: Michael Ellerman <mpe@ellerman.id.au> Signed-off-by: Anshuman Khandual <khandual@linux.vnet.ibm.com> |
||
|---|---|---|
| .. | ||
| ansidecl.h | ||
| dis-asm.h | ||
| Makefile | ||
| nonstdio.c | ||
| nonstdio.h | ||
| ppc-dis.c | ||
| ppc-opc.c | ||
| ppc.h | ||
| spu-dis.c | ||
| spu-insns.h | ||
| spu-opc.c | ||
| spu.h | ||
| xmon.c | ||