Thierry Reding d1f3e1e0b3 drm/tegra: Properly align stride for framebuffers ...

Tegra20 and Tegra30 both required the buffer line stride to be aligned
on 8 byte boundaries. Tegra114 and Tegra124 increased the alignment to
64 bytes. Introduce a parameter to specify the alignment requirements
for each display controller and round up the pitch of newly allocated
framebuffers appropriately.

Originally-by: Stéphane Marchesin <marcheu@chromium.org>
Signed-off-by: Thierry Reding <treding@nvidia.com>

2014-08-04 10:07:38 +02:00

7.8 KiB

Raw Blame History

View Raw