linux/arch/powerpc/sysdev/xics
Gavin Shan 137436c9a6 powerpc/powernv: Patch MSI EOI handler on P8
The EOI handler of MSI/MSI-X interrupts for P8 (PHB3) need additional
steps to handle the P/Q bits in IVE before EOIing the corresponding
interrupt. The patch changes the EOI handler to cover that. we have
individual IRQ chip in each PHB instance. During the MSI IRQ setup
time, the IRQ chip is copied over from the original one for that IRQ,
and the EOI handler is patched with the one that will handle the P/Q
bits (As Ben suggested).

Signed-off-by: Gavin Shan <shangw@linux.vnet.ibm.com>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2013-04-26 16:09:59 +10:00
..
icp-hv.c powerpc: Make sure IPI handlers see data written by IPI senders 2012-09-05 16:05:22 +10:00
icp-native.c powerpc/powernv: Patch MSI EOI handler on P8 2013-04-26 16:09:59 +10:00
ics-opal.c powerpc/powernv: Add OPAL ICS backend 2011-09-20 16:09:59 +10:00
ics-rtas.c powerpc: fix ics_rtas_init and start_secondary section mismatch 2013-02-08 14:05:48 +11:00
Kconfig powerpc: Add kconfig for muxed smp ipi support 2011-05-19 15:31:05 +10:00
Makefile powerpc/powernv: Add OPAL ICS backend 2011-09-20 16:09:59 +10:00
xics-common.c irqdomain: Always update revmap when setting up a virq 2012-07-11 16:15:34 +01:00