forked from Minki/linux
1112b36094
The purpose of this series is to add the SMP support for the Armada XP SoCs. Beside the SMP support itself brought by the last 3 commits, this series also adds the support for the coherency fabric unit and the power management service unit. The coherency fabric is responsible for ensuring hardware coherency between all CPUs and between CPUs and I/O masters. This unit is also available for Armada 370 and will be used in an incoming patch set for hardware I/O cache coherency. The power management service unit is responsible for powering down and waking up CPUs and other SOC units. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.11 (GNU/Linux) iEYEABECAAYFAlCs+5oACgkQCwYYjhRyO9UywACfVp3WPDHLxE8ypew3AWoTyxe3 JcMAoIjojnjWCd44cqDJ4uEpvi6KNquE =BR8m -----END PGP SIGNATURE----- Merge tag 'marvell-armadaxp-smp-for-3.8' of github.com:MISL-EBU-System-SW/mainline-public into mevbu-dt-additions SMP support for Armada XP The purpose of this series is to add the SMP support for the Armada XP SoCs. Beside the SMP support itself brought by the last 3 commits, this series also adds the support for the coherency fabric unit and the power management service unit. The coherency fabric is responsible for ensuring hardware coherency between all CPUs and between CPUs and I/O masters. This unit is also available for Armada 370 and will be used in an incoming patch set for hardware I/O cache coherency. The power management service unit is responsible for powering down and waking up CPUs and other SOC units. Conflicts: arch/arm/mach-mvebu/armada-370-xp.c
134 lines
2.9 KiB
Plaintext
134 lines
2.9 KiB
Plaintext
/*
|
|
* Device Tree Include file for Marvell Armada 370 and Armada XP SoC
|
|
*
|
|
* Copyright (C) 2012 Marvell
|
|
*
|
|
* Lior Amsalem <alior@marvell.com>
|
|
* Gregory CLEMENT <gregory.clement@free-electrons.com>
|
|
* Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
|
|
* Ben Dooks <ben.dooks@codethink.co.uk>
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*
|
|
* This file contains the definitions that are common to the Armada
|
|
* 370 and Armada XP SoC.
|
|
*/
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
/ {
|
|
model = "Marvell Armada 370 and XP SoC";
|
|
compatible = "marvell,armada-370-xp";
|
|
|
|
cpus {
|
|
cpu@0 {
|
|
compatible = "marvell,sheeva-v7";
|
|
};
|
|
};
|
|
|
|
mpic: interrupt-controller@d0020000 {
|
|
compatible = "marvell,mpic";
|
|
#interrupt-cells = <1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
interrupt-controller;
|
|
};
|
|
|
|
coherency-fabric@d0020200 {
|
|
compatible = "marvell,coherency-fabric";
|
|
reg = <0xd0020200 0xb0>;
|
|
};
|
|
|
|
soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "simple-bus";
|
|
interrupt-parent = <&mpic>;
|
|
ranges;
|
|
|
|
serial@d0012000 {
|
|
compatible = "ns16550";
|
|
reg = <0xd0012000 0x100>;
|
|
reg-shift = <2>;
|
|
interrupts = <41>;
|
|
status = "disabled";
|
|
};
|
|
serial@d0012100 {
|
|
compatible = "ns16550";
|
|
reg = <0xd0012100 0x100>;
|
|
reg-shift = <2>;
|
|
interrupts = <42>;
|
|
status = "disabled";
|
|
};
|
|
|
|
timer@d0020300 {
|
|
compatible = "marvell,armada-370-xp-timer";
|
|
reg = <0xd0020300 0x30>;
|
|
interrupts = <37>, <38>, <39>, <40>;
|
|
clocks = <&coreclk 2>;
|
|
};
|
|
|
|
addr-decoding@d0020000 {
|
|
compatible = "marvell,armada-addr-decoding-controller";
|
|
reg = <0xd0020000 0x258>;
|
|
};
|
|
|
|
sata@d00a0000 {
|
|
compatible = "marvell,orion-sata";
|
|
reg = <0xd00a0000 0x2400>;
|
|
interrupts = <55>;
|
|
clocks = <&gateclk 15>, <&gateclk 30>;
|
|
clock-names = "0", "1";
|
|
status = "disabled";
|
|
};
|
|
|
|
mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "marvell,orion-mdio";
|
|
reg = <0xd0072004 0x4>;
|
|
};
|
|
|
|
ethernet@d0070000 {
|
|
compatible = "marvell,armada-370-neta";
|
|
reg = <0xd0070000 0x2500>;
|
|
interrupts = <8>;
|
|
clocks = <&gateclk 4>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ethernet@d0074000 {
|
|
compatible = "marvell,armada-370-neta";
|
|
reg = <0xd0074000 0x2500>;
|
|
interrupts = <10>;
|
|
clocks = <&gateclk 3>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c0: i2c@d0011000 {
|
|
compatible = "marvell,mv64xxx-i2c";
|
|
reg = <0xd0011000 0x20>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <31>;
|
|
timeout-ms = <1000>;
|
|
clocks = <&coreclk 0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c1: i2c@d0011100 {
|
|
compatible = "marvell,mv64xxx-i2c";
|
|
reg = <0xd0011100 0x20>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <32>;
|
|
timeout-ms = <1000>;
|
|
clocks = <&coreclk 0>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|