forked from Minki/linux
SoC: Add support for StarFive JH7100 RISC-V SoC
This adds support for the StarFive JH7100, including the necessary device drivers and DT files for the BeagleV Starlight prototype board, with additional boards to be added later. This SoC promises to be the first usable low-cost platform for RISC-V. I've taken this through the SoC tree in the anticipation of adding a few other Arm based SoCs as well, but those did not pass the review in time, so it's only this one. -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmHE4/wACgkQmmx57+YA GNlSlRAArOIWkgB8Uwf2dz1tdyGNo6b0yqrqPBnc2hlafQVkrd/Cy0imIEt21pJk IkVviuuJmWMS7lFppvjoKbTZDvGt4gcA2o//NorBtSLV5G7mbJAMkeDtfdURRAb0 c7IXbtHaI5qMPHXOzjbKTHedbLJpS2P1uXQtGr9hiZFP8ZfyfbEF1bzL0edcCAWi DuY7cpEHEzeKATN8NQ1ETwpx0MJBfp7pzyfQbB9I1VvIMX1qbuLBUUJ6snLGSiw1 kvLrQoV+2ZISeEfQ8M/PoHpHexO7CzY0thlTFt2mThLVI0ZlaVJvI6oJDAX5AG67 tsmDiBxzvp+gWx5T8TfCgETJOVPUpNpSodF8U+cvIIpZM+DLiDc3Dyu6Zrod5guZ y989Sc+Be1LZEEyy0VscCoDleNxuFohh8aNJZnRtzd5UfJnz7cDIfGUdS2hwP9JN vI7Ci4nQIcvG35RwnLVMOp1azm3RIv2xoESdLkbS9/4smNEjLT1xtr6uVcP+MIKE qsWh8TITRWF4aiFqmsz1JyTHFAL0cCi4lZM//Y6XGKM2z0sCmpbfHIEGhJWuSNme lXvqn62VfiA5CvSnijYMwtRnCKIDDhsjvQo6H0gxCqW6ynCnKAivL/yo65hqtQO8 wBpmlziU7IXx4Js/1eGpF7zq7a9LHFqFnKCrE/+7hK/DPGF2Qck= =X5uk -----END PGP SIGNATURE----- Merge tag 'newsoc-5.17' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc Pull RISC-V SoC updates from Arnd Bergmann: "Add support for StarFive JH7100 RISC-V SoC This adds support for the StarFive JH7100, including the necessary device drivers and DT files for the BeagleV Starlight prototype board, with additional boards to be added later. This SoC promises to be the first usable low-cost platform for RISC-V. I've taken this through the SoC tree in the anticipation of adding a few other Arm based SoCs as well, but those did not pass the review in time, so it's only this one" * tag 'newsoc-5.17' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc: reset: starfive-jh7100: Fix 32bit compilation RISC-V: Add BeagleV Starlight Beta device tree RISC-V: Add initial StarFive JH7100 device tree serial: 8250_dw: Add StarFive JH7100 quirk dt-bindings: serial: snps-dw-apb-uart: Add JH7100 uarts pinctrl: starfive: Add pinctrl driver for StarFive SoCs dt-bindings: pinctrl: Add StarFive JH7100 bindings dt-bindings: pinctrl: Add StarFive pinctrl definitions reset: starfive-jh7100: Add StarFive JH7100 reset driver dt-bindings: reset: Add Starfive JH7100 reset bindings dt-bindings: reset: Add StarFive JH7100 reset definitions clk: starfive: Add JH7100 clock generator driver dt-bindings: clock: starfive: Add JH7100 bindings dt-bindings: clock: starfive: Add JH7100 clock definitions dt-bindings: interrupt-controller: Add StarFive JH7100 plic dt-bindings: timer: Add StarFive JH7100 clint RISC-V: Add StarFive SoC Kconfig option
This commit is contained in:
Linus Torvalds
commit
bb4ed26e7e
@ -0,0 +1,56 @@
|
|||||||
|
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: http://devicetree.org/schemas/clock/starfive,jh7100-clkgen.yaml#
|
||||||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
|
|
||||||
|
title: StarFive JH7100 Clock Generator
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Geert Uytterhoeven <geert@linux-m68k.org>
|
||||||
|
- Emil Renner Berthing <kernel@esmil.dk>
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
const: starfive,jh7100-clkgen
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
clocks:
|
||||||
|
items:
|
||||||
|
- description: Main clock source (25 MHz)
|
||||||
|
- description: Application-specific clock source (12-27 MHz)
|
||||||
|
- description: RMII reference clock (50 MHz)
|
||||||
|
- description: RGMII RX clock (125 MHz)
|
||||||
|
|
||||||
|
clock-names:
|
||||||
|
items:
|
||||||
|
- const: osc_sys
|
||||||
|
- const: osc_aud
|
||||||
|
- const: gmac_rmii_ref
|
||||||
|
- const: gmac_gr_mii_rxclk
|
||||||
|
|
||||||
|
'#clock-cells':
|
||||||
|
const: 1
|
||||||
|
description:
|
||||||
|
See <dt-bindings/clock/starfive-jh7100.h> for valid indices.
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- clocks
|
||||||
|
- clock-names
|
||||||
|
- '#clock-cells'
|
||||||
|
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
clock-controller@11800000 {
|
||||||
|
compatible = "starfive,jh7100-clkgen";
|
||||||
|
reg = <0x11800000 0x10000>;
|
||||||
|
clocks = <&osc_sys>, <&osc_aud>, <&gmac_rmii_ref>, <&gmac_gr_mii_rxclk>;
|
||||||
|
clock-names = "osc_sys", "osc_aud", "gmac_rmii_ref", "gmac_gr_mii_rxclk";
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
||||||
@ -45,6 +45,7 @@ properties:
|
|||||||
items:
|
items:
|
||||||
- enum:
|
- enum:
|
||||||
- sifive,fu540-c000-plic
|
- sifive,fu540-c000-plic
|
||||||
|
- starfive,jh7100-plic
|
||||||
- canaan,k210-plic
|
- canaan,k210-plic
|
||||||
- const: sifive,plic-1.0.0
|
- const: sifive,plic-1.0.0
|
||||||
|
|
||||||
|
|||||||
@ -0,0 +1,307 @@
|
|||||||
|
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: http://devicetree.org/schemas/pinctrl/starfive,jh7100-pinctrl.yaml#
|
||||||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
|
|
||||||
|
title: StarFive JH7100 Pin Controller Device Tree Bindings
|
||||||
|
|
||||||
|
description: |
|
||||||
|
Bindings for the JH7100 RISC-V SoC from StarFive Ltd.
|
||||||
|
|
||||||
|
Out of the SoC's many pins only the ones named PAD_GPIO[0] to PAD_GPIO[63]
|
||||||
|
and PAD_FUNC_SHARE[0] to PAD_FUNC_SHARE[141] can be multiplexed and have
|
||||||
|
configurable bias, drive strength, schmitt trigger etc. The SoC has an
|
||||||
|
interesting 2-layered approach to pin muxing best illustrated by the diagram
|
||||||
|
below.
|
||||||
|
|
||||||
|
Signal group 0, 1, ... or 6
|
||||||
|
___|___
|
||||||
|
| |
|
||||||
|
LCD output -----------------| |
|
||||||
|
CMOS Camera interface ------| |--- PAD_GPIO[0]
|
||||||
|
Ethernet PHY interface -----| MUX |--- PAD_GPIO[1]
|
||||||
|
... | | ...
|
||||||
|
| |--- PAD_GPIO[63]
|
||||||
|
-------- GPIO0 ------------| |
|
||||||
|
| -------|-- GPIO1 --------| |--- PAD_FUNC_SHARE[0]
|
||||||
|
| | | | | |--- PAD_FUNC_SHARE[1]
|
||||||
|
| | | | ... | | ...
|
||||||
|
| | | | | |--- PAD_FUNC_SHARE[141]
|
||||||
|
| | -----|---|-- GPIO63 ---| |
|
||||||
|
| | | | | | -------
|
||||||
|
UART0 UART1 --
|
||||||
|
|
||||||
|
|
||||||
|
The big MUX in the diagram only has 7 different ways of mapping peripherals
|
||||||
|
on the left to pins on the right. StarFive calls the 7 configurations "signal
|
||||||
|
groups".
|
||||||
|
However some peripherals have their I/O go through the 64 "GPIOs". The
|
||||||
|
diagram only shows UART0 and UART1, but this also includes a number of other
|
||||||
|
UARTs, I2Cs, SPIs, PWMs etc. All these peripherals are connected to all 64
|
||||||
|
GPIOs such that any GPIO can be set up to be controlled by any of the
|
||||||
|
peripherals.
|
||||||
|
Note that signal group 0 doesn't map any of the GPIOs to pins, and only
|
||||||
|
signal group 1 maps the GPIOs to the pins named PAD_GPIO[0] to PAD_GPIO[63].
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Emil Renner Berthing <kernel@esmil.dk>
|
||||||
|
- Drew Fustini <drew@beagleboard.org>
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
const: starfive,jh7100-pinctrl
|
||||||
|
|
||||||
|
reg:
|
||||||
|
minItems: 2
|
||||||
|
maxItems: 2
|
||||||
|
|
||||||
|
reg-names:
|
||||||
|
items:
|
||||||
|
- const: gpio
|
||||||
|
- const: padctl
|
||||||
|
|
||||||
|
clocks:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
resets:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
gpio-controller: true
|
||||||
|
|
||||||
|
"#gpio-cells":
|
||||||
|
const: 2
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
maxItems: 1
|
||||||
|
description: The GPIO parent interrupt.
|
||||||
|
|
||||||
|
interrupt-controller: true
|
||||||
|
|
||||||
|
"#interrupt-cells":
|
||||||
|
const: 2
|
||||||
|
|
||||||
|
starfive,signal-group:
|
||||||
|
description: |
|
||||||
|
Select one of the 7 signal groups. If this property is not set it
|
||||||
|
defaults to the configuration already chosen by the earlier boot stages.
|
||||||
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||||||
|
enum: [0, 1, 2, 3, 4, 5, 6]
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- reg-names
|
||||||
|
- clocks
|
||||||
|
- gpio-controller
|
||||||
|
- "#gpio-cells"
|
||||||
|
- interrupts
|
||||||
|
- interrupt-controller
|
||||||
|
- "#interrupt-cells"
|
||||||
|
|
||||||
|
patternProperties:
|
||||||
|
'-[0-9]+$':
|
||||||
|
type: object
|
||||||
|
patternProperties:
|
||||||
|
'-pins$':
|
||||||
|
type: object
|
||||||
|
description: |
|
||||||
|
A pinctrl node should contain at least one subnode representing the
|
||||||
|
pinctrl groups available on the machine. Each subnode will list the
|
||||||
|
pins it needs, and how they should be configured, with regard to
|
||||||
|
muxer configuration, bias, input enable/disable, input schmitt
|
||||||
|
trigger enable/disable, slew-rate and drive strength.
|
||||||
|
$ref: "/schemas/pinctrl/pincfg-node.yaml"
|
||||||
|
|
||||||
|
properties:
|
||||||
|
pins:
|
||||||
|
description: |
|
||||||
|
The list of pin identifiers that properties in the node apply to.
|
||||||
|
This should be set using either the PAD_GPIO or PAD_FUNC_SHARE
|
||||||
|
macros.
|
||||||
|
Either this or "pinmux" has to be specified, but not both.
|
||||||
|
$ref: "/schemas/pinctrl/pinmux-node.yaml#/properties/pins"
|
||||||
|
|
||||||
|
pinmux:
|
||||||
|
description: |
|
||||||
|
The list of GPIOs and their mux settings that properties in the
|
||||||
|
node apply to. This should be set using the GPIOMUX macro.
|
||||||
|
Either this or "pins" has to be specified, but not both.
|
||||||
|
$ref: "/schemas/pinctrl/pinmux-node.yaml#/properties/pinmux"
|
||||||
|
|
||||||
|
bias-disable: true
|
||||||
|
|
||||||
|
bias-pull-up:
|
||||||
|
type: boolean
|
||||||
|
|
||||||
|
bias-pull-down:
|
||||||
|
type: boolean
|
||||||
|
|
||||||
|
drive-strength:
|
||||||
|
enum: [ 14, 21, 28, 35, 42, 49, 56, 63 ]
|
||||||
|
|
||||||
|
input-enable: true
|
||||||
|
|
||||||
|
input-disable: true
|
||||||
|
|
||||||
|
input-schmitt-enable: true
|
||||||
|
|
||||||
|
input-schmitt-disable: true
|
||||||
|
|
||||||
|
slew-rate:
|
||||||
|
maximum: 7
|
||||||
|
|
||||||
|
starfive,strong-pull-up:
|
||||||
|
description: enable strong pull-up.
|
||||||
|
type: boolean
|
||||||
|
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
#include <dt-bindings/clock/starfive-jh7100.h>
|
||||||
|
#include <dt-bindings/reset/starfive-jh7100.h>
|
||||||
|
#include <dt-bindings/pinctrl/pinctrl-starfive.h>
|
||||||
|
|
||||||
|
soc {
|
||||||
|
#address-cells = <2>;
|
||||||
|
#size-cells = <2>;
|
||||||
|
|
||||||
|
pinctrl@11910000 {
|
||||||
|
compatible = "starfive,jh7100-pinctrl";
|
||||||
|
reg = <0x0 0x11910000 0x0 0x10000>,
|
||||||
|
<0x0 0x11858000 0x0 0x1000>;
|
||||||
|
reg-names = "gpio", "padctl";
|
||||||
|
clocks = <&clkgen JH7100_CLK_GPIO_APB>;
|
||||||
|
resets = <&clkgen JH7100_RSTN_GPIO_APB>;
|
||||||
|
interrupts = <32>;
|
||||||
|
gpio-controller;
|
||||||
|
#gpio-cells = <2>;
|
||||||
|
interrupt-controller;
|
||||||
|
#interrupt-cells = <2>;
|
||||||
|
starfive,signal-group = <6>;
|
||||||
|
|
||||||
|
gmac_pins_default: gmac-0 {
|
||||||
|
gtxclk-pins {
|
||||||
|
pins = <PAD_FUNC_SHARE(115)>;
|
||||||
|
bias-pull-up;
|
||||||
|
drive-strength = <35>;
|
||||||
|
input-enable;
|
||||||
|
input-schmitt-enable;
|
||||||
|
slew-rate = <0>;
|
||||||
|
};
|
||||||
|
miitxclk-pins {
|
||||||
|
pins = <PAD_FUNC_SHARE(116)>;
|
||||||
|
bias-pull-up;
|
||||||
|
drive-strength = <14>;
|
||||||
|
input-enable;
|
||||||
|
input-schmitt-disable;
|
||||||
|
slew-rate = <0>;
|
||||||
|
};
|
||||||
|
tx-pins {
|
||||||
|
pins = <PAD_FUNC_SHARE(117)>,
|
||||||
|
<PAD_FUNC_SHARE(119)>,
|
||||||
|
<PAD_FUNC_SHARE(120)>,
|
||||||
|
<PAD_FUNC_SHARE(121)>,
|
||||||
|
<PAD_FUNC_SHARE(122)>,
|
||||||
|
<PAD_FUNC_SHARE(123)>,
|
||||||
|
<PAD_FUNC_SHARE(124)>,
|
||||||
|
<PAD_FUNC_SHARE(125)>,
|
||||||
|
<PAD_FUNC_SHARE(126)>;
|
||||||
|
bias-disable;
|
||||||
|
drive-strength = <35>;
|
||||||
|
input-disable;
|
||||||
|
input-schmitt-disable;
|
||||||
|
slew-rate = <0>;
|
||||||
|
};
|
||||||
|
rxclk-pins {
|
||||||
|
pins = <PAD_FUNC_SHARE(127)>;
|
||||||
|
bias-pull-up;
|
||||||
|
drive-strength = <14>;
|
||||||
|
input-enable;
|
||||||
|
input-schmitt-disable;
|
||||||
|
slew-rate = <6>;
|
||||||
|
};
|
||||||
|
rxer-pins {
|
||||||
|
pins = <PAD_FUNC_SHARE(129)>;
|
||||||
|
bias-pull-up;
|
||||||
|
drive-strength = <14>;
|
||||||
|
input-enable;
|
||||||
|
input-schmitt-disable;
|
||||||
|
slew-rate = <0>;
|
||||||
|
};
|
||||||
|
rx-pins {
|
||||||
|
pins = <PAD_FUNC_SHARE(128)>,
|
||||||
|
<PAD_FUNC_SHARE(130)>,
|
||||||
|
<PAD_FUNC_SHARE(131)>,
|
||||||
|
<PAD_FUNC_SHARE(132)>,
|
||||||
|
<PAD_FUNC_SHARE(133)>,
|
||||||
|
<PAD_FUNC_SHARE(134)>,
|
||||||
|
<PAD_FUNC_SHARE(135)>,
|
||||||
|
<PAD_FUNC_SHARE(136)>,
|
||||||
|
<PAD_FUNC_SHARE(137)>,
|
||||||
|
<PAD_FUNC_SHARE(138)>,
|
||||||
|
<PAD_FUNC_SHARE(139)>,
|
||||||
|
<PAD_FUNC_SHARE(140)>,
|
||||||
|
<PAD_FUNC_SHARE(141)>;
|
||||||
|
bias-pull-up;
|
||||||
|
drive-strength = <14>;
|
||||||
|
input-enable;
|
||||||
|
input-schmitt-enable;
|
||||||
|
slew-rate = <0>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
i2c0_pins_default: i2c0-0 {
|
||||||
|
i2c-pins {
|
||||||
|
pinmux = <GPIOMUX(62, GPO_LOW,
|
||||||
|
GPO_I2C0_PAD_SCK_OEN,
|
||||||
|
GPI_I2C0_PAD_SCK_IN)>,
|
||||||
|
<GPIOMUX(61, GPO_LOW,
|
||||||
|
GPO_I2C0_PAD_SDA_OEN,
|
||||||
|
GPI_I2C0_PAD_SDA_IN)>;
|
||||||
|
bias-disable; /* external pull-up */
|
||||||
|
input-enable;
|
||||||
|
input-schmitt-enable;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
uart3_pins_default: uart3-0 {
|
||||||
|
rx-pins {
|
||||||
|
pinmux = <GPIOMUX(13, GPO_LOW, GPO_DISABLE,
|
||||||
|
GPI_UART3_PAD_SIN)>;
|
||||||
|
bias-pull-up;
|
||||||
|
input-enable;
|
||||||
|
input-schmitt-enable;
|
||||||
|
};
|
||||||
|
tx-pins {
|
||||||
|
pinmux = <GPIOMUX(14, GPO_UART3_PAD_SOUT,
|
||||||
|
GPO_ENABLE, GPI_NONE)>;
|
||||||
|
bias-disable;
|
||||||
|
input-disable;
|
||||||
|
input-schmitt-disable;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
gmac {
|
||||||
|
pinctrl-0 = <&gmac_pins_default>;
|
||||||
|
pinctrl-names = "default";
|
||||||
|
};
|
||||||
|
|
||||||
|
i2c0 {
|
||||||
|
pinctrl-0 = <&i2c0_pins_default>;
|
||||||
|
pinctrl-names = "default";
|
||||||
|
};
|
||||||
|
|
||||||
|
uart3 {
|
||||||
|
pinctrl-0 = <&uart3_pins_default>;
|
||||||
|
pinctrl-names = "default";
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
...
|
||||||
@ -0,0 +1,38 @@
|
|||||||
|
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: http://devicetree.org/schemas/reset/starfive,jh7100-reset.yaml#
|
||||||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
|
|
||||||
|
title: StarFive JH7100 SoC Reset Controller Device Tree Bindings
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Emil Renner Berthing <kernel@esmil.dk>
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
enum:
|
||||||
|
- starfive,jh7100-reset
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
"#reset-cells":
|
||||||
|
const: 1
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- "#reset-cells"
|
||||||
|
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
reset-controller@11840000 {
|
||||||
|
compatible = "starfive,jh7100-reset";
|
||||||
|
reg = <0x11840000 0x10000>;
|
||||||
|
#reset-cells = <1>;
|
||||||
|
};
|
||||||
|
|
||||||
|
...
|
||||||
@ -40,6 +40,11 @@ properties:
|
|||||||
- brcm,bcm11351-dw-apb-uart
|
- brcm,bcm11351-dw-apb-uart
|
||||||
- brcm,bcm21664-dw-apb-uart
|
- brcm,bcm21664-dw-apb-uart
|
||||||
- const: snps,dw-apb-uart
|
- const: snps,dw-apb-uart
|
||||||
|
- items:
|
||||||
|
- enum:
|
||||||
|
- starfive,jh7100-hsuart
|
||||||
|
- starfive,jh7100-uart
|
||||||
|
- const: snps,dw-apb-uart
|
||||||
- const: snps,dw-apb-uart
|
- const: snps,dw-apb-uart
|
||||||
|
|
||||||
reg:
|
reg:
|
||||||
|
|||||||
@ -25,6 +25,7 @@ properties:
|
|||||||
items:
|
items:
|
||||||
- enum:
|
- enum:
|
||||||
- sifive,fu540-c000-clint
|
- sifive,fu540-c000-clint
|
||||||
|
- starfive,jh7100-clint
|
||||||
- canaan,k210-clint
|
- canaan,k210-clint
|
||||||
- const: sifive,clint0
|
- const: sifive,clint0
|
||||||
|
|
||||||
|
|||||||
22
MAINTAINERS
22
MAINTAINERS
@ -18164,6 +18164,28 @@ M: Ion Badulescu <ionut@badula.org>
|
|||||||
S: Odd Fixes
|
S: Odd Fixes
|
||||||
F: drivers/net/ethernet/adaptec/starfire*
|
F: drivers/net/ethernet/adaptec/starfire*
|
||||||
|
|
||||||
|
STARFIVE JH7100 CLOCK DRIVER
|
||||||
|
M: Emil Renner Berthing <kernel@esmil.dk>
|
||||||
|
S: Maintained
|
||||||
|
F: Documentation/devicetree/bindings/clock/starfive,jh7100-clkgen.yaml
|
||||||
|
F: drivers/clk/starfive/clk-starfive-jh7100.c
|
||||||
|
F: include/dt-bindings/clock/starfive-jh7100.h
|
||||||
|
|
||||||
|
STARFIVE JH7100 PINCTRL DRIVER
|
||||||
|
M: Emil Renner Berthing <kernel@esmil.dk>
|
||||||
|
L: linux-gpio@vger.kernel.org
|
||||||
|
S: Maintained
|
||||||
|
F: Documentation/devicetree/bindings/pinctrl/starfive,jh7100-pinctrl.yaml
|
||||||
|
F: drivers/pinctrl/pinctrl-starfive.c
|
||||||
|
F: include/dt-bindings/pinctrl/pinctrl-starfive.h
|
||||||
|
|
||||||
|
STARFIVE JH7100 RESET CONTROLLER DRIVER
|
||||||
|
M: Emil Renner Berthing <kernel@esmil.dk>
|
||||||
|
S: Maintained
|
||||||
|
F: Documentation/devicetree/bindings/reset/starfive,jh7100-reset.yaml
|
||||||
|
F: drivers/reset/reset-starfive-jh7100.c
|
||||||
|
F: include/dt-bindings/reset/starfive-jh7100.h
|
||||||
|
|
||||||
STATIC BRANCH/CALL
|
STATIC BRANCH/CALL
|
||||||
M: Peter Zijlstra <peterz@infradead.org>
|
M: Peter Zijlstra <peterz@infradead.org>
|
||||||
M: Josh Poimboeuf <jpoimboe@redhat.com>
|
M: Josh Poimboeuf <jpoimboe@redhat.com>
|
||||||
|
|||||||
@ -19,6 +19,14 @@ config SOC_SIFIVE
|
|||||||
help
|
help
|
||||||
This enables support for SiFive SoC platform hardware.
|
This enables support for SiFive SoC platform hardware.
|
||||||
|
|
||||||
|
config SOC_STARFIVE
|
||||||
|
bool "StarFive SoCs"
|
||||||
|
select PINCTRL
|
||||||
|
select RESET_CONTROLLER
|
||||||
|
select SIFIVE_PLIC
|
||||||
|
help
|
||||||
|
This enables support for StarFive SoC platform hardware.
|
||||||
|
|
||||||
config SOC_VIRT
|
config SOC_VIRT
|
||||||
bool "QEMU Virt Machine"
|
bool "QEMU Virt Machine"
|
||||||
select CLINT_TIMER if RISCV_M_MODE
|
select CLINT_TIMER if RISCV_M_MODE
|
||||||
|
|||||||
@ -1,5 +1,6 @@
|
|||||||
# SPDX-License-Identifier: GPL-2.0
|
# SPDX-License-Identifier: GPL-2.0
|
||||||
subdir-y += sifive
|
subdir-y += sifive
|
||||||
|
subdir-y += starfive
|
||||||
subdir-$(CONFIG_SOC_CANAAN_K210_DTB_BUILTIN) += canaan
|
subdir-$(CONFIG_SOC_CANAAN_K210_DTB_BUILTIN) += canaan
|
||||||
subdir-y += microchip
|
subdir-y += microchip
|
||||||
|
|
||||||
|
|||||||
2
arch/riscv/boot/dts/starfive/Makefile
Normal file
2
arch/riscv/boot/dts/starfive/Makefile
Normal file
@ -0,0 +1,2 @@
|
|||||||
|
# SPDX-License-Identifier: GPL-2.0
|
||||||
|
dtb-$(CONFIG_SOC_STARFIVE) += jh7100-beaglev-starlight.dtb
|
||||||
164
arch/riscv/boot/dts/starfive/jh7100-beaglev-starlight.dts
Normal file
164
arch/riscv/boot/dts/starfive/jh7100-beaglev-starlight.dts
Normal file
@ -0,0 +1,164 @@
|
|||||||
|
// SPDX-License-Identifier: GPL-2.0 OR MIT
|
||||||
|
/*
|
||||||
|
* Copyright (C) 2021 StarFive Technology Co., Ltd.
|
||||||
|
* Copyright (C) 2021 Emil Renner Berthing <kernel@esmil.dk>
|
||||||
|
*/
|
||||||
|
|
||||||
|
/dts-v1/;
|
||||||
|
#include "jh7100.dtsi"
|
||||||
|
#include <dt-bindings/gpio/gpio.h>
|
||||||
|
#include <dt-bindings/leds/common.h>
|
||||||
|
#include <dt-bindings/pinctrl/pinctrl-starfive.h>
|
||||||
|
|
||||||
|
/ {
|
||||||
|
model = "BeagleV Starlight Beta";
|
||||||
|
compatible = "beagle,beaglev-starlight-jh7100-r0", "starfive,jh7100";
|
||||||
|
|
||||||
|
aliases {
|
||||||
|
serial0 = &uart3;
|
||||||
|
};
|
||||||
|
|
||||||
|
chosen {
|
||||||
|
stdout-path = "serial0:115200n8";
|
||||||
|
};
|
||||||
|
|
||||||
|
cpus {
|
||||||
|
timebase-frequency = <6250000>;
|
||||||
|
};
|
||||||
|
|
||||||
|
memory@80000000 {
|
||||||
|
device_type = "memory";
|
||||||
|
reg = <0x0 0x80000000 0x2 0x0>;
|
||||||
|
};
|
||||||
|
|
||||||
|
leds {
|
||||||
|
compatible = "gpio-leds";
|
||||||
|
|
||||||
|
led-ack {
|
||||||
|
gpios = <&gpio 43 GPIO_ACTIVE_HIGH>;
|
||||||
|
color = <LED_COLOR_ID_GREEN>;
|
||||||
|
function = LED_FUNCTION_HEARTBEAT;
|
||||||
|
linux,default-trigger = "heartbeat";
|
||||||
|
label = "ack";
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
&gpio {
|
||||||
|
i2c0_pins: i2c0-0 {
|
||||||
|
i2c-pins {
|
||||||
|
pinmux = <GPIOMUX(62, GPO_LOW,
|
||||||
|
GPO_I2C0_PAD_SCK_OEN,
|
||||||
|
GPI_I2C0_PAD_SCK_IN)>,
|
||||||
|
<GPIOMUX(61, GPO_LOW,
|
||||||
|
GPO_I2C0_PAD_SDA_OEN,
|
||||||
|
GPI_I2C0_PAD_SDA_IN)>;
|
||||||
|
bias-disable; /* external pull-up */
|
||||||
|
input-enable;
|
||||||
|
input-schmitt-enable;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
i2c1_pins: i2c1-0 {
|
||||||
|
i2c-pins {
|
||||||
|
pinmux = <GPIOMUX(47, GPO_LOW,
|
||||||
|
GPO_I2C1_PAD_SCK_OEN,
|
||||||
|
GPI_I2C1_PAD_SCK_IN)>,
|
||||||
|
<GPIOMUX(48, GPO_LOW,
|
||||||
|
GPO_I2C1_PAD_SDA_OEN,
|
||||||
|
GPI_I2C1_PAD_SDA_IN)>;
|
||||||
|
bias-pull-up;
|
||||||
|
input-enable;
|
||||||
|
input-schmitt-enable;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
i2c2_pins: i2c2-0 {
|
||||||
|
i2c-pins {
|
||||||
|
pinmux = <GPIOMUX(60, GPO_LOW,
|
||||||
|
GPO_I2C2_PAD_SCK_OEN,
|
||||||
|
GPI_I2C2_PAD_SCK_IN)>,
|
||||||
|
<GPIOMUX(59, GPO_LOW,
|
||||||
|
GPO_I2C2_PAD_SDA_OEN,
|
||||||
|
GPI_I2C2_PAD_SDA_IN)>;
|
||||||
|
bias-disable; /* external pull-up */
|
||||||
|
input-enable;
|
||||||
|
input-schmitt-enable;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
uart3_pins: uart3-0 {
|
||||||
|
rx-pins {
|
||||||
|
pinmux = <GPIOMUX(13, GPO_LOW, GPO_DISABLE,
|
||||||
|
GPI_UART3_PAD_SIN)>;
|
||||||
|
bias-pull-up;
|
||||||
|
drive-strength = <14>;
|
||||||
|
input-enable;
|
||||||
|
input-schmitt-enable;
|
||||||
|
slew-rate = <0>;
|
||||||
|
};
|
||||||
|
tx-pins {
|
||||||
|
pinmux = <GPIOMUX(14, GPO_UART3_PAD_SOUT,
|
||||||
|
GPO_ENABLE, GPI_NONE)>;
|
||||||
|
bias-disable;
|
||||||
|
drive-strength = <35>;
|
||||||
|
input-disable;
|
||||||
|
input-schmitt-disable;
|
||||||
|
slew-rate = <0>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
&i2c0 {
|
||||||
|
clock-frequency = <100000>;
|
||||||
|
i2c-sda-hold-time-ns = <300>;
|
||||||
|
i2c-sda-falling-time-ns = <500>;
|
||||||
|
i2c-scl-falling-time-ns = <500>;
|
||||||
|
pinctrl-names = "default";
|
||||||
|
pinctrl-0 = <&i2c0_pins>;
|
||||||
|
status = "okay";
|
||||||
|
|
||||||
|
pmic@5e {
|
||||||
|
compatible = "ti,tps65086";
|
||||||
|
reg = <0x5e>;
|
||||||
|
gpio-controller;
|
||||||
|
#gpio-cells = <2>;
|
||||||
|
|
||||||
|
regulators {
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
&i2c1 {
|
||||||
|
clock-frequency = <400000>;
|
||||||
|
i2c-sda-hold-time-ns = <300>;
|
||||||
|
i2c-sda-falling-time-ns = <100>;
|
||||||
|
i2c-scl-falling-time-ns = <100>;
|
||||||
|
pinctrl-names = "default";
|
||||||
|
pinctrl-0 = <&i2c1_pins>;
|
||||||
|
status = "okay";
|
||||||
|
};
|
||||||
|
|
||||||
|
&i2c2 {
|
||||||
|
clock-frequency = <100000>;
|
||||||
|
i2c-sda-hold-time-ns = <300>;
|
||||||
|
i2c-sda-falling-time-ns = <500>;
|
||||||
|
i2c-scl-falling-time-ns = <500>;
|
||||||
|
pinctrl-names = "default";
|
||||||
|
pinctrl-0 = <&i2c2_pins>;
|
||||||
|
status = "okay";
|
||||||
|
};
|
||||||
|
|
||||||
|
&osc_sys {
|
||||||
|
clock-frequency = <25000000>;
|
||||||
|
};
|
||||||
|
|
||||||
|
&osc_aud {
|
||||||
|
clock-frequency = <27000000>;
|
||||||
|
};
|
||||||
|
|
||||||
|
&uart3 {
|
||||||
|
pinctrl-names = "default";
|
||||||
|
pinctrl-0 = <&uart3_pins>;
|
||||||
|
status = "okay";
|
||||||
|
};
|
||||||
230
arch/riscv/boot/dts/starfive/jh7100.dtsi
Normal file
230
arch/riscv/boot/dts/starfive/jh7100.dtsi
Normal file
@ -0,0 +1,230 @@
|
|||||||
|
// SPDX-License-Identifier: GPL-2.0 OR MIT
|
||||||
|
/*
|
||||||
|
* Copyright (C) 2021 StarFive Technology Co., Ltd.
|
||||||
|
* Copyright (C) 2021 Emil Renner Berthing <kernel@esmil.dk>
|
||||||
|
*/
|
||||||
|
|
||||||
|
/dts-v1/;
|
||||||
|
#include <dt-bindings/clock/starfive-jh7100.h>
|
||||||
|
#include <dt-bindings/reset/starfive-jh7100.h>
|
||||||
|
|
||||||
|
/ {
|
||||||
|
compatible = "starfive,jh7100";
|
||||||
|
#address-cells = <2>;
|
||||||
|
#size-cells = <2>;
|
||||||
|
|
||||||
|
cpus {
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
|
||||||
|
cpu@0 {
|
||||||
|
compatible = "sifive,u74-mc", "riscv";
|
||||||
|
reg = <0>;
|
||||||
|
d-cache-block-size = <64>;
|
||||||
|
d-cache-sets = <64>;
|
||||||
|
d-cache-size = <32768>;
|
||||||
|
d-tlb-sets = <1>;
|
||||||
|
d-tlb-size = <32>;
|
||||||
|
device_type = "cpu";
|
||||||
|
i-cache-block-size = <64>;
|
||||||
|
i-cache-sets = <64>;
|
||||||
|
i-cache-size = <32768>;
|
||||||
|
i-tlb-sets = <1>;
|
||||||
|
i-tlb-size = <32>;
|
||||||
|
mmu-type = "riscv,sv39";
|
||||||
|
riscv,isa = "rv64imafdc";
|
||||||
|
tlb-split;
|
||||||
|
|
||||||
|
cpu0_intc: interrupt-controller {
|
||||||
|
compatible = "riscv,cpu-intc";
|
||||||
|
interrupt-controller;
|
||||||
|
#interrupt-cells = <1>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
cpu@1 {
|
||||||
|
compatible = "sifive,u74-mc", "riscv";
|
||||||
|
reg = <1>;
|
||||||
|
d-cache-block-size = <64>;
|
||||||
|
d-cache-sets = <64>;
|
||||||
|
d-cache-size = <32768>;
|
||||||
|
d-tlb-sets = <1>;
|
||||||
|
d-tlb-size = <32>;
|
||||||
|
device_type = "cpu";
|
||||||
|
i-cache-block-size = <64>;
|
||||||
|
i-cache-sets = <64>;
|
||||||
|
i-cache-size = <32768>;
|
||||||
|
i-tlb-sets = <1>;
|
||||||
|
i-tlb-size = <32>;
|
||||||
|
mmu-type = "riscv,sv39";
|
||||||
|
riscv,isa = "rv64imafdc";
|
||||||
|
tlb-split;
|
||||||
|
|
||||||
|
cpu1_intc: interrupt-controller {
|
||||||
|
compatible = "riscv,cpu-intc";
|
||||||
|
interrupt-controller;
|
||||||
|
#interrupt-cells = <1>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
osc_sys: osc_sys {
|
||||||
|
compatible = "fixed-clock";
|
||||||
|
#clock-cells = <0>;
|
||||||
|
/* This value must be overridden by the board */
|
||||||
|
clock-frequency = <0>;
|
||||||
|
};
|
||||||
|
|
||||||
|
osc_aud: osc_aud {
|
||||||
|
compatible = "fixed-clock";
|
||||||
|
#clock-cells = <0>;
|
||||||
|
/* This value must be overridden by the board */
|
||||||
|
clock-frequency = <0>;
|
||||||
|
};
|
||||||
|
|
||||||
|
gmac_rmii_ref: gmac_rmii_ref {
|
||||||
|
compatible = "fixed-clock";
|
||||||
|
#clock-cells = <0>;
|
||||||
|
/* Should be overridden by the board when needed */
|
||||||
|
clock-frequency = <0>;
|
||||||
|
};
|
||||||
|
|
||||||
|
gmac_gr_mii_rxclk: gmac_gr_mii_rxclk {
|
||||||
|
compatible = "fixed-clock";
|
||||||
|
#clock-cells = <0>;
|
||||||
|
/* Should be overridden by the board when needed */
|
||||||
|
clock-frequency = <0>;
|
||||||
|
};
|
||||||
|
|
||||||
|
soc {
|
||||||
|
compatible = "simple-bus";
|
||||||
|
interrupt-parent = <&plic>;
|
||||||
|
#address-cells = <2>;
|
||||||
|
#size-cells = <2>;
|
||||||
|
ranges;
|
||||||
|
|
||||||
|
clint: clint@2000000 {
|
||||||
|
compatible = "starfive,jh7100-clint", "sifive,clint0";
|
||||||
|
reg = <0x0 0x2000000 0x0 0x10000>;
|
||||||
|
interrupts-extended = <&cpu0_intc 3 &cpu0_intc 7
|
||||||
|
&cpu1_intc 3 &cpu1_intc 7>;
|
||||||
|
};
|
||||||
|
|
||||||
|
plic: interrupt-controller@c000000 {
|
||||||
|
compatible = "starfive,jh7100-plic", "sifive,plic-1.0.0";
|
||||||
|
reg = <0x0 0xc000000 0x0 0x4000000>;
|
||||||
|
interrupts-extended = <&cpu0_intc 11 &cpu0_intc 9
|
||||||
|
&cpu1_intc 11 &cpu1_intc 9>;
|
||||||
|
interrupt-controller;
|
||||||
|
#address-cells = <0>;
|
||||||
|
#interrupt-cells = <1>;
|
||||||
|
riscv,ndev = <127>;
|
||||||
|
};
|
||||||
|
|
||||||
|
clkgen: clock-controller@11800000 {
|
||||||
|
compatible = "starfive,jh7100-clkgen";
|
||||||
|
reg = <0x0 0x11800000 0x0 0x10000>;
|
||||||
|
clocks = <&osc_sys>, <&osc_aud>, <&gmac_rmii_ref>, <&gmac_gr_mii_rxclk>;
|
||||||
|
clock-names = "osc_sys", "osc_aud", "gmac_rmii_ref", "gmac_gr_mii_rxclk";
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
||||||
|
|
||||||
|
rstgen: reset-controller@11840000 {
|
||||||
|
compatible = "starfive,jh7100-reset";
|
||||||
|
reg = <0x0 0x11840000 0x0 0x10000>;
|
||||||
|
#reset-cells = <1>;
|
||||||
|
};
|
||||||
|
|
||||||
|
i2c0: i2c@118b0000 {
|
||||||
|
compatible = "snps,designware-i2c";
|
||||||
|
reg = <0x0 0x118b0000 0x0 0x10000>;
|
||||||
|
clocks = <&clkgen JH7100_CLK_I2C0_CORE>,
|
||||||
|
<&clkgen JH7100_CLK_I2C0_APB>;
|
||||||
|
clock-names = "ref", "pclk";
|
||||||
|
resets = <&rstgen JH7100_RSTN_I2C0_APB>;
|
||||||
|
interrupts = <96>;
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
|
||||||
|
i2c1: i2c@118c0000 {
|
||||||
|
compatible = "snps,designware-i2c";
|
||||||
|
reg = <0x0 0x118c0000 0x0 0x10000>;
|
||||||
|
clocks = <&clkgen JH7100_CLK_I2C1_CORE>,
|
||||||
|
<&clkgen JH7100_CLK_I2C1_APB>;
|
||||||
|
clock-names = "ref", "pclk";
|
||||||
|
resets = <&rstgen JH7100_RSTN_I2C1_APB>;
|
||||||
|
interrupts = <97>;
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
|
||||||
|
gpio: pinctrl@11910000 {
|
||||||
|
compatible = "starfive,jh7100-pinctrl";
|
||||||
|
reg = <0x0 0x11910000 0x0 0x10000>,
|
||||||
|
<0x0 0x11858000 0x0 0x1000>;
|
||||||
|
reg-names = "gpio", "padctl";
|
||||||
|
clocks = <&clkgen JH7100_CLK_GPIO_APB>;
|
||||||
|
resets = <&rstgen JH7100_RSTN_GPIO_APB>;
|
||||||
|
interrupts = <32>;
|
||||||
|
gpio-controller;
|
||||||
|
#gpio-cells = <2>;
|
||||||
|
interrupt-controller;
|
||||||
|
#interrupt-cells = <2>;
|
||||||
|
};
|
||||||
|
|
||||||
|
uart2: serial@12430000 {
|
||||||
|
compatible = "starfive,jh7100-uart", "snps,dw-apb-uart";
|
||||||
|
reg = <0x0 0x12430000 0x0 0x10000>;
|
||||||
|
clocks = <&clkgen JH7100_CLK_UART2_CORE>,
|
||||||
|
<&clkgen JH7100_CLK_UART2_APB>;
|
||||||
|
clock-names = "baudclk", "apb_pclk";
|
||||||
|
resets = <&rstgen JH7100_RSTN_UART2_APB>;
|
||||||
|
interrupts = <72>;
|
||||||
|
reg-io-width = <4>;
|
||||||
|
reg-shift = <2>;
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
|
||||||
|
uart3: serial@12440000 {
|
||||||
|
compatible = "starfive,jh7100-uart", "snps,dw-apb-uart";
|
||||||
|
reg = <0x0 0x12440000 0x0 0x10000>;
|
||||||
|
clocks = <&clkgen JH7100_CLK_UART3_CORE>,
|
||||||
|
<&clkgen JH7100_CLK_UART3_APB>;
|
||||||
|
clock-names = "baudclk", "apb_pclk";
|
||||||
|
resets = <&rstgen JH7100_RSTN_UART3_APB>;
|
||||||
|
interrupts = <73>;
|
||||||
|
reg-io-width = <4>;
|
||||||
|
reg-shift = <2>;
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
|
||||||
|
i2c2: i2c@12450000 {
|
||||||
|
compatible = "snps,designware-i2c";
|
||||||
|
reg = <0x0 0x12450000 0x0 0x10000>;
|
||||||
|
clocks = <&clkgen JH7100_CLK_I2C2_CORE>,
|
||||||
|
<&clkgen JH7100_CLK_I2C2_APB>;
|
||||||
|
clock-names = "ref", "pclk";
|
||||||
|
resets = <&rstgen JH7100_RSTN_I2C2_APB>;
|
||||||
|
interrupts = <74>;
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
|
||||||
|
i2c3: i2c@12460000 {
|
||||||
|
compatible = "snps,designware-i2c";
|
||||||
|
reg = <0x0 0x12460000 0x0 0x10000>;
|
||||||
|
clocks = <&clkgen JH7100_CLK_I2C3_CORE>,
|
||||||
|
<&clkgen JH7100_CLK_I2C3_APB>;
|
||||||
|
clock-names = "ref", "pclk";
|
||||||
|
resets = <&rstgen JH7100_RSTN_I2C3_APB>;
|
||||||
|
interrupts = <75>;
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
@ -412,6 +412,7 @@ source "drivers/clk/samsung/Kconfig"
|
|||||||
source "drivers/clk/sifive/Kconfig"
|
source "drivers/clk/sifive/Kconfig"
|
||||||
source "drivers/clk/socfpga/Kconfig"
|
source "drivers/clk/socfpga/Kconfig"
|
||||||
source "drivers/clk/sprd/Kconfig"
|
source "drivers/clk/sprd/Kconfig"
|
||||||
|
source "drivers/clk/starfive/Kconfig"
|
||||||
source "drivers/clk/sunxi/Kconfig"
|
source "drivers/clk/sunxi/Kconfig"
|
||||||
source "drivers/clk/sunxi-ng/Kconfig"
|
source "drivers/clk/sunxi-ng/Kconfig"
|
||||||
source "drivers/clk/tegra/Kconfig"
|
source "drivers/clk/tegra/Kconfig"
|
||||||
|
|||||||
@ -109,6 +109,7 @@ obj-y += socfpga/
|
|||||||
obj-$(CONFIG_PLAT_SPEAR) += spear/
|
obj-$(CONFIG_PLAT_SPEAR) += spear/
|
||||||
obj-y += sprd/
|
obj-y += sprd/
|
||||||
obj-$(CONFIG_ARCH_STI) += st/
|
obj-$(CONFIG_ARCH_STI) += st/
|
||||||
|
obj-$(CONFIG_SOC_STARFIVE) += starfive/
|
||||||
obj-$(CONFIG_ARCH_SUNXI) += sunxi/
|
obj-$(CONFIG_ARCH_SUNXI) += sunxi/
|
||||||
obj-$(CONFIG_SUNXI_CCU) += sunxi-ng/
|
obj-$(CONFIG_SUNXI_CCU) += sunxi-ng/
|
||||||
obj-$(CONFIG_ARCH_TEGRA) += tegra/
|
obj-$(CONFIG_ARCH_TEGRA) += tegra/
|
||||||
|
|||||||
9
drivers/clk/starfive/Kconfig
Normal file
9
drivers/clk/starfive/Kconfig
Normal file
@ -0,0 +1,9 @@
|
|||||||
|
# SPDX-License-Identifier: GPL-2.0
|
||||||
|
|
||||||
|
config CLK_STARFIVE_JH7100
|
||||||
|
bool "StarFive JH7100 clock support"
|
||||||
|
depends on SOC_STARFIVE || COMPILE_TEST
|
||||||
|
default SOC_STARFIVE
|
||||||
|
help
|
||||||
|
Say yes here to support the clock controller on the StarFive JH7100
|
||||||
|
SoC.
|
||||||
3
drivers/clk/starfive/Makefile
Normal file
3
drivers/clk/starfive/Makefile
Normal file
@ -0,0 +1,3 @@
|
|||||||
|
# SPDX-License-Identifier: GPL-2.0
|
||||||
|
# StarFive Clock
|
||||||
|
obj-$(CONFIG_CLK_STARFIVE_JH7100) += clk-starfive-jh7100.o
|
||||||
689
drivers/clk/starfive/clk-starfive-jh7100.c
Normal file
689
drivers/clk/starfive/clk-starfive-jh7100.c
Normal file
@ -0,0 +1,689 @@
|
|||||||
|
// SPDX-License-Identifier: GPL-2.0
|
||||||
|
/*
|
||||||
|
* StarFive JH7100 Clock Generator Driver
|
||||||
|
*
|
||||||
|
* Copyright 2021 Ahmad Fatoum, Pengutronix
|
||||||
|
* Copyright (C) 2021 Glider bv
|
||||||
|
* Copyright (C) 2021 Emil Renner Berthing <kernel@esmil.dk>
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <linux/bits.h>
|
||||||
|
#include <linux/clk-provider.h>
|
||||||
|
#include <linux/debugfs.h>
|
||||||
|
#include <linux/device.h>
|
||||||
|
#include <linux/init.h>
|
||||||
|
#include <linux/io.h>
|
||||||
|
#include <linux/kernel.h>
|
||||||
|
#include <linux/mod_devicetable.h>
|
||||||
|
#include <linux/module.h>
|
||||||
|
#include <linux/platform_device.h>
|
||||||
|
|
||||||
|
#include <dt-bindings/clock/starfive-jh7100.h>
|
||||||
|
|
||||||
|
/* external clocks */
|
||||||
|
#define JH7100_CLK_OSC_SYS (JH7100_CLK_END + 0)
|
||||||
|
#define JH7100_CLK_OSC_AUD (JH7100_CLK_END + 1)
|
||||||
|
#define JH7100_CLK_GMAC_RMII_REF (JH7100_CLK_END + 2)
|
||||||
|
#define JH7100_CLK_GMAC_GR_MII_RX (JH7100_CLK_END + 3)
|
||||||
|
|
||||||
|
/* register fields */
|
||||||
|
#define JH7100_CLK_ENABLE BIT(31)
|
||||||
|
#define JH7100_CLK_INVERT BIT(30)
|
||||||
|
#define JH7100_CLK_MUX_MASK GENMASK(27, 24)
|
||||||
|
#define JH7100_CLK_MUX_SHIFT 24
|
||||||
|
#define JH7100_CLK_DIV_MASK GENMASK(23, 0)
|
||||||
|
|
||||||
|
/* clock data */
|
||||||
|
#define JH7100_GATE(_idx, _name, _flags, _parent) [_idx] = { \
|
||||||
|
.name = _name, \
|
||||||
|
.flags = CLK_SET_RATE_PARENT | (_flags), \
|
||||||
|
.max = JH7100_CLK_ENABLE, \
|
||||||
|
.parents = { [0] = _parent }, \
|
||||||
|
}
|
||||||
|
|
||||||
|
#define JH7100__DIV(_idx, _name, _max, _parent) [_idx] = { \
|
||||||
|
.name = _name, \
|
||||||
|
.flags = 0, \
|
||||||
|
.max = _max, \
|
||||||
|
.parents = { [0] = _parent }, \
|
||||||
|
}
|
||||||
|
|
||||||
|
#define JH7100_GDIV(_idx, _name, _flags, _max, _parent) [_idx] = { \
|
||||||
|
.name = _name, \
|
||||||
|
.flags = _flags, \
|
||||||
|
.max = JH7100_CLK_ENABLE | (_max), \
|
||||||
|
.parents = { [0] = _parent }, \
|
||||||
|
}
|
||||||
|
|
||||||
|
#define JH7100__MUX(_idx, _name, _nparents, ...) [_idx] = { \
|
||||||
|
.name = _name, \
|
||||||
|
.flags = 0, \
|
||||||
|
.max = ((_nparents) - 1) << JH7100_CLK_MUX_SHIFT, \
|
||||||
|
.parents = { __VA_ARGS__ }, \
|
||||||
|
}
|
||||||
|
|
||||||
|
#define JH7100_GMUX(_idx, _name, _flags, _nparents, ...) [_idx] = { \
|
||||||
|
.name = _name, \
|
||||||
|
.flags = _flags, \
|
||||||
|
.max = JH7100_CLK_ENABLE | \
|
||||||
|
(((_nparents) - 1) << JH7100_CLK_MUX_SHIFT), \
|
||||||
|
.parents = { __VA_ARGS__ }, \
|
||||||
|
}
|
||||||
|
|
||||||
|
#define JH7100__INV(_idx, _name, _parent) [_idx] = { \
|
||||||
|
.name = _name, \
|
||||||
|
.flags = CLK_SET_RATE_PARENT, \
|
||||||
|
.max = JH7100_CLK_INVERT, \
|
||||||
|
.parents = { [0] = _parent }, \
|
||||||
|
}
|
||||||
|
|
||||||
|
static const struct {
|
||||||
|
const char *name;
|
||||||
|
unsigned long flags;
|
||||||
|
u32 max;
|
||||||
|
u8 parents[4];
|
||||||
|
} jh7100_clk_data[] __initconst = {
|
||||||
|
JH7100__MUX(JH7100_CLK_CPUNDBUS_ROOT, "cpundbus_root", 4,
|
||||||
|
JH7100_CLK_OSC_SYS,
|
||||||
|
JH7100_CLK_PLL0_OUT,
|
||||||
|
JH7100_CLK_PLL1_OUT,
|
||||||
|
JH7100_CLK_PLL2_OUT),
|
||||||
|
JH7100__MUX(JH7100_CLK_DLA_ROOT, "dla_root", 3,
|
||||||
|
JH7100_CLK_OSC_SYS,
|
||||||
|
JH7100_CLK_PLL1_OUT,
|
||||||
|
JH7100_CLK_PLL2_OUT),
|
||||||
|
JH7100__MUX(JH7100_CLK_DSP_ROOT, "dsp_root", 4,
|
||||||
|
JH7100_CLK_OSC_SYS,
|
||||||
|
JH7100_CLK_PLL0_OUT,
|
||||||
|
JH7100_CLK_PLL1_OUT,
|
||||||
|
JH7100_CLK_PLL2_OUT),
|
||||||
|
JH7100__MUX(JH7100_CLK_GMACUSB_ROOT, "gmacusb_root", 3,
|
||||||
|
JH7100_CLK_OSC_SYS,
|
||||||
|
JH7100_CLK_PLL0_OUT,
|
||||||
|
JH7100_CLK_PLL2_OUT),
|
||||||
|
JH7100__MUX(JH7100_CLK_PERH0_ROOT, "perh0_root", 2,
|
||||||
|
JH7100_CLK_OSC_SYS,
|
||||||
|
JH7100_CLK_PLL0_OUT),
|
||||||
|
JH7100__MUX(JH7100_CLK_PERH1_ROOT, "perh1_root", 2,
|
||||||
|
JH7100_CLK_OSC_SYS,
|
||||||
|
JH7100_CLK_PLL2_OUT),
|
||||||
|
JH7100__MUX(JH7100_CLK_VIN_ROOT, "vin_root", 3,
|
||||||
|
JH7100_CLK_OSC_SYS,
|
||||||
|
JH7100_CLK_PLL1_OUT,
|
||||||
|
JH7100_CLK_PLL2_OUT),
|
||||||
|
JH7100__MUX(JH7100_CLK_VOUT_ROOT, "vout_root", 3,
|
||||||
|
JH7100_CLK_OSC_AUD,
|
||||||
|
JH7100_CLK_PLL0_OUT,
|
||||||
|
JH7100_CLK_PLL2_OUT),
|
||||||
|
JH7100_GDIV(JH7100_CLK_AUDIO_ROOT, "audio_root", 0, 8, JH7100_CLK_PLL0_OUT),
|
||||||
|
JH7100__MUX(JH7100_CLK_CDECHIFI4_ROOT, "cdechifi4_root", 3,
|
||||||
|
JH7100_CLK_OSC_SYS,
|
||||||
|
JH7100_CLK_PLL1_OUT,
|
||||||
|
JH7100_CLK_PLL2_OUT),
|
||||||
|
JH7100__MUX(JH7100_CLK_CDEC_ROOT, "cdec_root", 3,
|
||||||
|
JH7100_CLK_OSC_SYS,
|
||||||
|
JH7100_CLK_PLL0_OUT,
|
||||||
|
JH7100_CLK_PLL1_OUT),
|
||||||
|
JH7100__MUX(JH7100_CLK_VOUTBUS_ROOT, "voutbus_root", 3,
|
||||||
|
JH7100_CLK_OSC_AUD,
|
||||||
|
JH7100_CLK_PLL0_OUT,
|
||||||
|
JH7100_CLK_PLL2_OUT),
|
||||||
|
JH7100__DIV(JH7100_CLK_CPUNBUS_ROOT_DIV, "cpunbus_root_div", 2, JH7100_CLK_CPUNDBUS_ROOT),
|
||||||
|
JH7100__DIV(JH7100_CLK_DSP_ROOT_DIV, "dsp_root_div", 4, JH7100_CLK_DSP_ROOT),
|
||||||
|
JH7100__DIV(JH7100_CLK_PERH0_SRC, "perh0_src", 4, JH7100_CLK_PERH0_ROOT),
|
||||||
|
JH7100__DIV(JH7100_CLK_PERH1_SRC, "perh1_src", 4, JH7100_CLK_PERH1_ROOT),
|
||||||
|
JH7100_GDIV(JH7100_CLK_PLL0_TESTOUT, "pll0_testout", 0, 31, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GDIV(JH7100_CLK_PLL1_TESTOUT, "pll1_testout", 0, 31, JH7100_CLK_DLA_ROOT),
|
||||||
|
JH7100_GDIV(JH7100_CLK_PLL2_TESTOUT, "pll2_testout", 0, 31, JH7100_CLK_PERH1_SRC),
|
||||||
|
JH7100__MUX(JH7100_CLK_PLL2_REF, "pll2_refclk", 2,
|
||||||
|
JH7100_CLK_OSC_SYS,
|
||||||
|
JH7100_CLK_OSC_AUD),
|
||||||
|
JH7100__DIV(JH7100_CLK_CPU_CORE, "cpu_core", 8, JH7100_CLK_CPUNBUS_ROOT_DIV),
|
||||||
|
JH7100__DIV(JH7100_CLK_CPU_AXI, "cpu_axi", 8, JH7100_CLK_CPU_CORE),
|
||||||
|
JH7100__DIV(JH7100_CLK_AHB_BUS, "ahb_bus", 8, JH7100_CLK_CPUNBUS_ROOT_DIV),
|
||||||
|
JH7100__DIV(JH7100_CLK_APB1_BUS, "apb1_bus", 8, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100__DIV(JH7100_CLK_APB2_BUS, "apb2_bus", 8, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_DOM3AHB_BUS, "dom3ahb_bus", CLK_IS_CRITICAL, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_DOM7AHB_BUS, "dom7ahb_bus", CLK_IS_CRITICAL, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_U74_CORE0, "u74_core0", CLK_IS_CRITICAL, JH7100_CLK_CPU_CORE),
|
||||||
|
JH7100_GDIV(JH7100_CLK_U74_CORE1, "u74_core1", CLK_IS_CRITICAL, 8, JH7100_CLK_CPU_CORE),
|
||||||
|
JH7100_GATE(JH7100_CLK_U74_AXI, "u74_axi", CLK_IS_CRITICAL, JH7100_CLK_CPU_AXI),
|
||||||
|
JH7100_GATE(JH7100_CLK_U74RTC_TOGGLE, "u74rtc_toggle", CLK_IS_CRITICAL, JH7100_CLK_OSC_SYS),
|
||||||
|
JH7100_GATE(JH7100_CLK_SGDMA2P_AXI, "sgdma2p_axi", 0, JH7100_CLK_CPU_AXI),
|
||||||
|
JH7100_GATE(JH7100_CLK_DMA2PNOC_AXI, "dma2pnoc_axi", 0, JH7100_CLK_CPU_AXI),
|
||||||
|
JH7100_GATE(JH7100_CLK_SGDMA2P_AHB, "sgdma2p_ahb", 0, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100__DIV(JH7100_CLK_DLA_BUS, "dla_bus", 4, JH7100_CLK_DLA_ROOT),
|
||||||
|
JH7100_GATE(JH7100_CLK_DLA_AXI, "dla_axi", 0, JH7100_CLK_DLA_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_DLANOC_AXI, "dlanoc_axi", 0, JH7100_CLK_DLA_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_DLA_APB, "dla_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_VP6_CORE, "vp6_core", 0, 4, JH7100_CLK_DSP_ROOT_DIV),
|
||||||
|
JH7100__DIV(JH7100_CLK_VP6BUS_SRC, "vp6bus_src", 4, JH7100_CLK_DSP_ROOT),
|
||||||
|
JH7100_GDIV(JH7100_CLK_VP6_AXI, "vp6_axi", 0, 4, JH7100_CLK_VP6BUS_SRC),
|
||||||
|
JH7100__DIV(JH7100_CLK_VCDECBUS_SRC, "vcdecbus_src", 4, JH7100_CLK_CDECHIFI4_ROOT),
|
||||||
|
JH7100__DIV(JH7100_CLK_VDEC_BUS, "vdec_bus", 8, JH7100_CLK_VCDECBUS_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_VDEC_AXI, "vdec_axi", 0, JH7100_CLK_VDEC_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_VDECBRG_MAIN, "vdecbrg_mainclk", 0, JH7100_CLK_VDEC_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_VDEC_BCLK, "vdec_bclk", 0, 8, JH7100_CLK_VCDECBUS_SRC),
|
||||||
|
JH7100_GDIV(JH7100_CLK_VDEC_CCLK, "vdec_cclk", 0, 8, JH7100_CLK_CDEC_ROOT),
|
||||||
|
JH7100_GATE(JH7100_CLK_VDEC_APB, "vdec_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_JPEG_AXI, "jpeg_axi", 0, 8, JH7100_CLK_CPUNBUS_ROOT_DIV),
|
||||||
|
JH7100_GDIV(JH7100_CLK_JPEG_CCLK, "jpeg_cclk", 0, 8, JH7100_CLK_CPUNBUS_ROOT_DIV),
|
||||||
|
JH7100_GATE(JH7100_CLK_JPEG_APB, "jpeg_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_GC300_2X, "gc300_2x", 0, 8, JH7100_CLK_CDECHIFI4_ROOT),
|
||||||
|
JH7100_GATE(JH7100_CLK_GC300_AHB, "gc300_ahb", 0, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100__DIV(JH7100_CLK_JPCGC300_AXIBUS, "jpcgc300_axibus", 8, JH7100_CLK_VCDECBUS_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_GC300_AXI, "gc300_axi", 0, JH7100_CLK_JPCGC300_AXIBUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_JPCGC300_MAIN, "jpcgc300_mainclk", 0, JH7100_CLK_JPCGC300_AXIBUS),
|
||||||
|
JH7100__DIV(JH7100_CLK_VENC_BUS, "venc_bus", 8, JH7100_CLK_VCDECBUS_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_VENC_AXI, "venc_axi", 0, JH7100_CLK_VENC_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_VENCBRG_MAIN, "vencbrg_mainclk", 0, JH7100_CLK_VENC_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_VENC_BCLK, "venc_bclk", 0, 8, JH7100_CLK_VCDECBUS_SRC),
|
||||||
|
JH7100_GDIV(JH7100_CLK_VENC_CCLK, "venc_cclk", 0, 8, JH7100_CLK_CDEC_ROOT),
|
||||||
|
JH7100_GATE(JH7100_CLK_VENC_APB, "venc_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_DDRPLL_DIV2, "ddrpll_div2", CLK_IS_CRITICAL, 2, JH7100_CLK_PLL1_OUT),
|
||||||
|
JH7100_GDIV(JH7100_CLK_DDRPLL_DIV4, "ddrpll_div4", CLK_IS_CRITICAL, 2, JH7100_CLK_DDRPLL_DIV2),
|
||||||
|
JH7100_GDIV(JH7100_CLK_DDRPLL_DIV8, "ddrpll_div8", CLK_IS_CRITICAL, 2, JH7100_CLK_DDRPLL_DIV4),
|
||||||
|
JH7100_GDIV(JH7100_CLK_DDROSC_DIV2, "ddrosc_div2", CLK_IS_CRITICAL, 2, JH7100_CLK_OSC_SYS),
|
||||||
|
JH7100_GMUX(JH7100_CLK_DDRC0, "ddrc0", CLK_IS_CRITICAL, 4,
|
||||||
|
JH7100_CLK_DDROSC_DIV2,
|
||||||
|
JH7100_CLK_DDRPLL_DIV2,
|
||||||
|
JH7100_CLK_DDRPLL_DIV4,
|
||||||
|
JH7100_CLK_DDRPLL_DIV8),
|
||||||
|
JH7100_GMUX(JH7100_CLK_DDRC1, "ddrc1", CLK_IS_CRITICAL, 4,
|
||||||
|
JH7100_CLK_DDROSC_DIV2,
|
||||||
|
JH7100_CLK_DDRPLL_DIV2,
|
||||||
|
JH7100_CLK_DDRPLL_DIV4,
|
||||||
|
JH7100_CLK_DDRPLL_DIV8),
|
||||||
|
JH7100_GATE(JH7100_CLK_DDRPHY_APB, "ddrphy_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100__DIV(JH7100_CLK_NOC_ROB, "noc_rob", 8, JH7100_CLK_CPUNBUS_ROOT_DIV),
|
||||||
|
JH7100__DIV(JH7100_CLK_NOC_COG, "noc_cog", 8, JH7100_CLK_DLA_ROOT),
|
||||||
|
JH7100_GATE(JH7100_CLK_NNE_AHB, "nne_ahb", 0, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100__DIV(JH7100_CLK_NNEBUS_SRC1, "nnebus_src1", 4, JH7100_CLK_DSP_ROOT),
|
||||||
|
JH7100__MUX(JH7100_CLK_NNE_BUS, "nne_bus", 2,
|
||||||
|
JH7100_CLK_CPU_AXI,
|
||||||
|
JH7100_CLK_NNEBUS_SRC1),
|
||||||
|
JH7100_GATE(JH7100_CLK_NNE_AXI, "nne_axi", 0, JH7100_CLK_NNE_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_NNENOC_AXI, "nnenoc_axi", 0, JH7100_CLK_NNE_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_DLASLV_AXI, "dlaslv_axi", 0, JH7100_CLK_NNE_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_DSPX2C_AXI, "dspx2c_axi", CLK_IS_CRITICAL, JH7100_CLK_NNE_BUS),
|
||||||
|
JH7100__DIV(JH7100_CLK_HIFI4_SRC, "hifi4_src", 4, JH7100_CLK_CDECHIFI4_ROOT),
|
||||||
|
JH7100__DIV(JH7100_CLK_HIFI4_COREFREE, "hifi4_corefree", 8, JH7100_CLK_HIFI4_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_HIFI4_CORE, "hifi4_core", 0, JH7100_CLK_HIFI4_COREFREE),
|
||||||
|
JH7100__DIV(JH7100_CLK_HIFI4_BUS, "hifi4_bus", 8, JH7100_CLK_HIFI4_COREFREE),
|
||||||
|
JH7100_GATE(JH7100_CLK_HIFI4_AXI, "hifi4_axi", 0, JH7100_CLK_HIFI4_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_HIFI4NOC_AXI, "hifi4noc_axi", 0, JH7100_CLK_HIFI4_BUS),
|
||||||
|
JH7100__DIV(JH7100_CLK_SGDMA1P_BUS, "sgdma1p_bus", 8, JH7100_CLK_CPUNBUS_ROOT_DIV),
|
||||||
|
JH7100_GATE(JH7100_CLK_SGDMA1P_AXI, "sgdma1p_axi", 0, JH7100_CLK_SGDMA1P_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_DMA1P_AXI, "dma1p_axi", 0, JH7100_CLK_SGDMA1P_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_X2C_AXI, "x2c_axi", CLK_IS_CRITICAL, 8, JH7100_CLK_CPUNBUS_ROOT_DIV),
|
||||||
|
JH7100__DIV(JH7100_CLK_USB_BUS, "usb_bus", 8, JH7100_CLK_CPUNBUS_ROOT_DIV),
|
||||||
|
JH7100_GATE(JH7100_CLK_USB_AXI, "usb_axi", 0, JH7100_CLK_USB_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_USBNOC_AXI, "usbnoc_axi", 0, JH7100_CLK_USB_BUS),
|
||||||
|
JH7100__DIV(JH7100_CLK_USBPHY_ROOTDIV, "usbphy_rootdiv", 4, JH7100_CLK_GMACUSB_ROOT),
|
||||||
|
JH7100_GDIV(JH7100_CLK_USBPHY_125M, "usbphy_125m", 0, 8, JH7100_CLK_USBPHY_ROOTDIV),
|
||||||
|
JH7100_GDIV(JH7100_CLK_USBPHY_PLLDIV25M, "usbphy_plldiv25m", 0, 32, JH7100_CLK_USBPHY_ROOTDIV),
|
||||||
|
JH7100__MUX(JH7100_CLK_USBPHY_25M, "usbphy_25m", 2,
|
||||||
|
JH7100_CLK_OSC_SYS,
|
||||||
|
JH7100_CLK_USBPHY_PLLDIV25M),
|
||||||
|
JH7100__DIV(JH7100_CLK_AUDIO_DIV, "audio_div", 131072, JH7100_CLK_AUDIO_ROOT),
|
||||||
|
JH7100_GATE(JH7100_CLK_AUDIO_SRC, "audio_src", 0, JH7100_CLK_AUDIO_DIV),
|
||||||
|
JH7100_GATE(JH7100_CLK_AUDIO_12288, "audio_12288", 0, JH7100_CLK_OSC_AUD),
|
||||||
|
JH7100_GDIV(JH7100_CLK_VIN_SRC, "vin_src", 0, 4, JH7100_CLK_VIN_ROOT),
|
||||||
|
JH7100__DIV(JH7100_CLK_ISP0_BUS, "isp0_bus", 8, JH7100_CLK_VIN_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_ISP0_AXI, "isp0_axi", 0, JH7100_CLK_ISP0_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_ISP0NOC_AXI, "isp0noc_axi", 0, JH7100_CLK_ISP0_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_ISPSLV_AXI, "ispslv_axi", 0, JH7100_CLK_ISP0_BUS),
|
||||||
|
JH7100__DIV(JH7100_CLK_ISP1_BUS, "isp1_bus", 8, JH7100_CLK_VIN_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_ISP1_AXI, "isp1_axi", 0, JH7100_CLK_ISP1_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_ISP1NOC_AXI, "isp1noc_axi", 0, JH7100_CLK_ISP1_BUS),
|
||||||
|
JH7100__DIV(JH7100_CLK_VIN_BUS, "vin_bus", 8, JH7100_CLK_VIN_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_VIN_AXI, "vin_axi", 0, JH7100_CLK_VIN_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_VINNOC_AXI, "vinnoc_axi", 0, JH7100_CLK_VIN_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_VOUT_SRC, "vout_src", 0, 4, JH7100_CLK_VOUT_ROOT),
|
||||||
|
JH7100__DIV(JH7100_CLK_DISPBUS_SRC, "dispbus_src", 4, JH7100_CLK_VOUTBUS_ROOT),
|
||||||
|
JH7100__DIV(JH7100_CLK_DISP_BUS, "disp_bus", 4, JH7100_CLK_DISPBUS_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_DISP_AXI, "disp_axi", 0, JH7100_CLK_DISP_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_DISPNOC_AXI, "dispnoc_axi", 0, JH7100_CLK_DISP_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_SDIO0_AHB, "sdio0_ahb", 0, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_SDIO0_CCLKINT, "sdio0_cclkint", 0, 24, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100__INV(JH7100_CLK_SDIO0_CCLKINT_INV, "sdio0_cclkint_inv", JH7100_CLK_SDIO0_CCLKINT),
|
||||||
|
JH7100_GATE(JH7100_CLK_SDIO1_AHB, "sdio1_ahb", 0, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_SDIO1_CCLKINT, "sdio1_cclkint", 0, 24, JH7100_CLK_PERH1_SRC),
|
||||||
|
JH7100__INV(JH7100_CLK_SDIO1_CCLKINT_INV, "sdio1_cclkint_inv", JH7100_CLK_SDIO1_CCLKINT),
|
||||||
|
JH7100_GATE(JH7100_CLK_GMAC_AHB, "gmac_ahb", 0, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100__DIV(JH7100_CLK_GMAC_ROOT_DIV, "gmac_root_div", 8, JH7100_CLK_GMACUSB_ROOT),
|
||||||
|
JH7100_GDIV(JH7100_CLK_GMAC_PTP_REF, "gmac_ptp_refclk", 0, 31, JH7100_CLK_GMAC_ROOT_DIV),
|
||||||
|
JH7100_GDIV(JH7100_CLK_GMAC_GTX, "gmac_gtxclk", 0, 255, JH7100_CLK_GMAC_ROOT_DIV),
|
||||||
|
JH7100_GDIV(JH7100_CLK_GMAC_RMII_TX, "gmac_rmii_txclk", 0, 8, JH7100_CLK_GMAC_RMII_REF),
|
||||||
|
JH7100_GDIV(JH7100_CLK_GMAC_RMII_RX, "gmac_rmii_rxclk", 0, 8, JH7100_CLK_GMAC_RMII_REF),
|
||||||
|
JH7100__MUX(JH7100_CLK_GMAC_TX, "gmac_tx", 3,
|
||||||
|
JH7100_CLK_GMAC_GTX,
|
||||||
|
JH7100_CLK_GMAC_TX_INV,
|
||||||
|
JH7100_CLK_GMAC_RMII_TX),
|
||||||
|
JH7100__INV(JH7100_CLK_GMAC_TX_INV, "gmac_tx_inv", JH7100_CLK_GMAC_TX),
|
||||||
|
JH7100__MUX(JH7100_CLK_GMAC_RX_PRE, "gmac_rx_pre", 2,
|
||||||
|
JH7100_CLK_GMAC_GR_MII_RX,
|
||||||
|
JH7100_CLK_GMAC_RMII_RX),
|
||||||
|
JH7100__INV(JH7100_CLK_GMAC_RX_INV, "gmac_rx_inv", JH7100_CLK_GMAC_RX_PRE),
|
||||||
|
JH7100_GATE(JH7100_CLK_GMAC_RMII, "gmac_rmii", 0, JH7100_CLK_GMAC_RMII_REF),
|
||||||
|
JH7100_GDIV(JH7100_CLK_GMAC_TOPHYREF, "gmac_tophyref", 0, 127, JH7100_CLK_GMAC_ROOT_DIV),
|
||||||
|
JH7100_GATE(JH7100_CLK_SPI2AHB_AHB, "spi2ahb_ahb", 0, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_SPI2AHB_CORE, "spi2ahb_core", 0, 31, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_EZMASTER_AHB, "ezmaster_ahb", 0, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_E24_AHB, "e24_ahb", 0, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_E24RTC_TOGGLE, "e24rtc_toggle", 0, JH7100_CLK_OSC_SYS),
|
||||||
|
JH7100_GATE(JH7100_CLK_QSPI_AHB, "qspi_ahb", 0, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_QSPI_APB, "qspi_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_QSPI_REF, "qspi_refclk", 0, 31, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_SEC_AHB, "sec_ahb", 0, JH7100_CLK_AHB_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_AES, "aes_clk", 0, JH7100_CLK_SEC_AHB),
|
||||||
|
JH7100_GATE(JH7100_CLK_SHA, "sha_clk", 0, JH7100_CLK_SEC_AHB),
|
||||||
|
JH7100_GATE(JH7100_CLK_PKA, "pka_clk", 0, JH7100_CLK_SEC_AHB),
|
||||||
|
JH7100_GATE(JH7100_CLK_TRNG_APB, "trng_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_OTP_APB, "otp_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_UART0_APB, "uart0_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_UART0_CORE, "uart0_core", 0, 63, JH7100_CLK_PERH1_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_UART1_APB, "uart1_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_UART1_CORE, "uart1_core", 0, 63, JH7100_CLK_PERH1_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_SPI0_APB, "spi0_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_SPI0_CORE, "spi0_core", 0, 63, JH7100_CLK_PERH1_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_SPI1_APB, "spi1_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_SPI1_CORE, "spi1_core", 0, 63, JH7100_CLK_PERH1_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_I2C0_APB, "i2c0_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_I2C0_CORE, "i2c0_core", 0, 63, JH7100_CLK_PERH1_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_I2C1_APB, "i2c1_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_I2C1_CORE, "i2c1_core", 0, 63, JH7100_CLK_PERH1_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_GPIO_APB, "gpio_apb", 0, JH7100_CLK_APB1_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_UART2_APB, "uart2_apb", 0, JH7100_CLK_APB2_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_UART2_CORE, "uart2_core", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_UART3_APB, "uart3_apb", 0, JH7100_CLK_APB2_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_UART3_CORE, "uart3_core", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_SPI2_APB, "spi2_apb", 0, JH7100_CLK_APB2_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_SPI2_CORE, "spi2_core", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_SPI3_APB, "spi3_apb", 0, JH7100_CLK_APB2_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_SPI3_CORE, "spi3_core", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_I2C2_APB, "i2c2_apb", 0, JH7100_CLK_APB2_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_I2C2_CORE, "i2c2_core", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_I2C3_APB, "i2c3_apb", 0, JH7100_CLK_APB2_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_I2C3_CORE, "i2c3_core", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_WDTIMER_APB, "wdtimer_apb", 0, JH7100_CLK_APB2_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_WDT_CORE, "wdt_coreclk", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GDIV(JH7100_CLK_TIMER0_CORE, "timer0_coreclk", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GDIV(JH7100_CLK_TIMER1_CORE, "timer1_coreclk", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GDIV(JH7100_CLK_TIMER2_CORE, "timer2_coreclk", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GDIV(JH7100_CLK_TIMER3_CORE, "timer3_coreclk", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GDIV(JH7100_CLK_TIMER4_CORE, "timer4_coreclk", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GDIV(JH7100_CLK_TIMER5_CORE, "timer5_coreclk", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GDIV(JH7100_CLK_TIMER6_CORE, "timer6_coreclk", 0, 63, JH7100_CLK_PERH0_SRC),
|
||||||
|
JH7100_GATE(JH7100_CLK_VP6INTC_APB, "vp6intc_apb", 0, JH7100_CLK_APB2_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_PWM_APB, "pwm_apb", 0, JH7100_CLK_APB2_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_MSI_APB, "msi_apb", 0, JH7100_CLK_APB2_BUS),
|
||||||
|
JH7100_GATE(JH7100_CLK_TEMP_APB, "temp_apb", 0, JH7100_CLK_APB2_BUS),
|
||||||
|
JH7100_GDIV(JH7100_CLK_TEMP_SENSE, "temp_sense", 0, 31, JH7100_CLK_OSC_SYS),
|
||||||
|
JH7100_GATE(JH7100_CLK_SYSERR_APB, "syserr_apb", 0, JH7100_CLK_APB2_BUS),
|
||||||
|
};
|
||||||
|
|
||||||
|
struct jh7100_clk {
|
||||||
|
struct clk_hw hw;
|
||||||
|
unsigned int idx;
|
||||||
|
unsigned int max_div;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct jh7100_clk_priv {
|
||||||
|
/* protect clk enable and set rate/parent from happening at the same time */
|
||||||
|
spinlock_t rmw_lock;
|
||||||
|
struct device *dev;
|
||||||
|
void __iomem *base;
|
||||||
|
struct clk_hw *pll[3];
|
||||||
|
struct jh7100_clk reg[JH7100_CLK_PLL0_OUT];
|
||||||
|
};
|
||||||
|
|
||||||
|
static struct jh7100_clk *jh7100_clk_from(struct clk_hw *hw)
|
||||||
|
{
|
||||||
|
return container_of(hw, struct jh7100_clk, hw);
|
||||||
|
}
|
||||||
|
|
||||||
|
static struct jh7100_clk_priv *jh7100_priv_from(struct jh7100_clk *clk)
|
||||||
|
{
|
||||||
|
return container_of(clk, struct jh7100_clk_priv, reg[clk->idx]);
|
||||||
|
}
|
||||||
|
|
||||||
|
static u32 jh7100_clk_reg_get(struct jh7100_clk *clk)
|
||||||
|
{
|
||||||
|
struct jh7100_clk_priv *priv = jh7100_priv_from(clk);
|
||||||
|
void __iomem *reg = priv->base + 4 * clk->idx;
|
||||||
|
|
||||||
|
return readl_relaxed(reg);
|
||||||
|
}
|
||||||
|
|
||||||
|
static void jh7100_clk_reg_rmw(struct jh7100_clk *clk, u32 mask, u32 value)
|
||||||
|
{
|
||||||
|
struct jh7100_clk_priv *priv = jh7100_priv_from(clk);
|
||||||
|
void __iomem *reg = priv->base + 4 * clk->idx;
|
||||||
|
unsigned long flags;
|
||||||
|
|
||||||
|
spin_lock_irqsave(&priv->rmw_lock, flags);
|
||||||
|
value |= readl_relaxed(reg) & ~mask;
|
||||||
|
writel_relaxed(value, reg);
|
||||||
|
spin_unlock_irqrestore(&priv->rmw_lock, flags);
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_clk_enable(struct clk_hw *hw)
|
||||||
|
{
|
||||||
|
struct jh7100_clk *clk = jh7100_clk_from(hw);
|
||||||
|
|
||||||
|
jh7100_clk_reg_rmw(clk, JH7100_CLK_ENABLE, JH7100_CLK_ENABLE);
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
static void jh7100_clk_disable(struct clk_hw *hw)
|
||||||
|
{
|
||||||
|
struct jh7100_clk *clk = jh7100_clk_from(hw);
|
||||||
|
|
||||||
|
jh7100_clk_reg_rmw(clk, JH7100_CLK_ENABLE, 0);
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_clk_is_enabled(struct clk_hw *hw)
|
||||||
|
{
|
||||||
|
struct jh7100_clk *clk = jh7100_clk_from(hw);
|
||||||
|
|
||||||
|
return !!(jh7100_clk_reg_get(clk) & JH7100_CLK_ENABLE);
|
||||||
|
}
|
||||||
|
|
||||||
|
static unsigned long jh7100_clk_recalc_rate(struct clk_hw *hw,
|
||||||
|
unsigned long parent_rate)
|
||||||
|
{
|
||||||
|
struct jh7100_clk *clk = jh7100_clk_from(hw);
|
||||||
|
u32 div = jh7100_clk_reg_get(clk) & JH7100_CLK_DIV_MASK;
|
||||||
|
|
||||||
|
return div ? parent_rate / div : 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
static unsigned long jh7100_clk_bestdiv(struct jh7100_clk *clk,
|
||||||
|
unsigned long rate, unsigned long parent)
|
||||||
|
{
|
||||||
|
unsigned long max = clk->max_div;
|
||||||
|
unsigned long div = DIV_ROUND_UP(parent, rate);
|
||||||
|
|
||||||
|
return min(div, max);
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_clk_determine_rate(struct clk_hw *hw,
|
||||||
|
struct clk_rate_request *req)
|
||||||
|
{
|
||||||
|
struct jh7100_clk *clk = jh7100_clk_from(hw);
|
||||||
|
unsigned long parent = req->best_parent_rate;
|
||||||
|
unsigned long rate = clamp(req->rate, req->min_rate, req->max_rate);
|
||||||
|
unsigned long div = jh7100_clk_bestdiv(clk, rate, parent);
|
||||||
|
unsigned long result = parent / div;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* we want the result clamped by min_rate and max_rate if possible:
|
||||||
|
* case 1: div hits the max divider value, which means it's less than
|
||||||
|
* parent / rate, so the result is greater than rate and min_rate in
|
||||||
|
* particular. we can't do anything about result > max_rate because the
|
||||||
|
* divider doesn't go any further.
|
||||||
|
* case 2: div = DIV_ROUND_UP(parent, rate) which means the result is
|
||||||
|
* always lower or equal to rate and max_rate. however the result may
|
||||||
|
* turn out lower than min_rate, but then the next higher rate is fine:
|
||||||
|
* div - 1 = ceil(parent / rate) - 1 < parent / rate
|
||||||
|
* and thus
|
||||||
|
* min_rate <= rate < parent / (div - 1)
|
||||||
|
*/
|
||||||
|
if (result < req->min_rate && div > 1)
|
||||||
|
result = parent / (div - 1);
|
||||||
|
|
||||||
|
req->rate = result;
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_clk_set_rate(struct clk_hw *hw,
|
||||||
|
unsigned long rate,
|
||||||
|
unsigned long parent_rate)
|
||||||
|
{
|
||||||
|
struct jh7100_clk *clk = jh7100_clk_from(hw);
|
||||||
|
unsigned long div = jh7100_clk_bestdiv(clk, rate, parent_rate);
|
||||||
|
|
||||||
|
jh7100_clk_reg_rmw(clk, JH7100_CLK_DIV_MASK, div);
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
static u8 jh7100_clk_get_parent(struct clk_hw *hw)
|
||||||
|
{
|
||||||
|
struct jh7100_clk *clk = jh7100_clk_from(hw);
|
||||||
|
u32 value = jh7100_clk_reg_get(clk);
|
||||||
|
|
||||||
|
return (value & JH7100_CLK_MUX_MASK) >> JH7100_CLK_MUX_SHIFT;
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_clk_set_parent(struct clk_hw *hw, u8 index)
|
||||||
|
{
|
||||||
|
struct jh7100_clk *clk = jh7100_clk_from(hw);
|
||||||
|
u32 value = (u32)index << JH7100_CLK_MUX_SHIFT;
|
||||||
|
|
||||||
|
jh7100_clk_reg_rmw(clk, JH7100_CLK_MUX_MASK, value);
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_clk_mux_determine_rate(struct clk_hw *hw,
|
||||||
|
struct clk_rate_request *req)
|
||||||
|
{
|
||||||
|
return clk_mux_determine_rate_flags(hw, req, 0);
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_clk_get_phase(struct clk_hw *hw)
|
||||||
|
{
|
||||||
|
struct jh7100_clk *clk = jh7100_clk_from(hw);
|
||||||
|
u32 value = jh7100_clk_reg_get(clk);
|
||||||
|
|
||||||
|
return (value & JH7100_CLK_INVERT) ? 180 : 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_clk_set_phase(struct clk_hw *hw, int degrees)
|
||||||
|
{
|
||||||
|
struct jh7100_clk *clk = jh7100_clk_from(hw);
|
||||||
|
u32 value;
|
||||||
|
|
||||||
|
if (degrees == 0)
|
||||||
|
value = 0;
|
||||||
|
else if (degrees == 180)
|
||||||
|
value = JH7100_CLK_INVERT;
|
||||||
|
else
|
||||||
|
return -EINVAL;
|
||||||
|
|
||||||
|
jh7100_clk_reg_rmw(clk, JH7100_CLK_INVERT, value);
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
#ifdef CONFIG_DEBUG_FS
|
||||||
|
static void jh7100_clk_debug_init(struct clk_hw *hw, struct dentry *dentry)
|
||||||
|
{
|
||||||
|
static const struct debugfs_reg32 jh7100_clk_reg = {
|
||||||
|
.name = "CTRL",
|
||||||
|
.offset = 0,
|
||||||
|
};
|
||||||
|
struct jh7100_clk *clk = jh7100_clk_from(hw);
|
||||||
|
struct jh7100_clk_priv *priv = jh7100_priv_from(clk);
|
||||||
|
struct debugfs_regset32 *regset;
|
||||||
|
|
||||||
|
regset = devm_kzalloc(priv->dev, sizeof(*regset), GFP_KERNEL);
|
||||||
|
if (!regset)
|
||||||
|
return;
|
||||||
|
|
||||||
|
regset->regs = &jh7100_clk_reg;
|
||||||
|
regset->nregs = 1;
|
||||||
|
regset->base = priv->base + 4 * clk->idx;
|
||||||
|
|
||||||
|
debugfs_create_regset32("registers", 0400, dentry, regset);
|
||||||
|
}
|
||||||
|
#else
|
||||||
|
#define jh7100_clk_debug_init NULL
|
||||||
|
#endif
|
||||||
|
|
||||||
|
static const struct clk_ops jh7100_clk_gate_ops = {
|
||||||
|
.enable = jh7100_clk_enable,
|
||||||
|
.disable = jh7100_clk_disable,
|
||||||
|
.is_enabled = jh7100_clk_is_enabled,
|
||||||
|
.debug_init = jh7100_clk_debug_init,
|
||||||
|
};
|
||||||
|
|
||||||
|
static const struct clk_ops jh7100_clk_div_ops = {
|
||||||
|
.recalc_rate = jh7100_clk_recalc_rate,
|
||||||
|
.determine_rate = jh7100_clk_determine_rate,
|
||||||
|
.set_rate = jh7100_clk_set_rate,
|
||||||
|
.debug_init = jh7100_clk_debug_init,
|
||||||
|
};
|
||||||
|
|
||||||
|
static const struct clk_ops jh7100_clk_gdiv_ops = {
|
||||||
|
.enable = jh7100_clk_enable,
|
||||||
|
.disable = jh7100_clk_disable,
|
||||||
|
.is_enabled = jh7100_clk_is_enabled,
|
||||||
|
.recalc_rate = jh7100_clk_recalc_rate,
|
||||||
|
.determine_rate = jh7100_clk_determine_rate,
|
||||||
|
.set_rate = jh7100_clk_set_rate,
|
||||||
|
.debug_init = jh7100_clk_debug_init,
|
||||||
|
};
|
||||||
|
|
||||||
|
static const struct clk_ops jh7100_clk_mux_ops = {
|
||||||
|
.determine_rate = jh7100_clk_mux_determine_rate,
|
||||||
|
.set_parent = jh7100_clk_set_parent,
|
||||||
|
.get_parent = jh7100_clk_get_parent,
|
||||||
|
.debug_init = jh7100_clk_debug_init,
|
||||||
|
};
|
||||||
|
|
||||||
|
static const struct clk_ops jh7100_clk_gmux_ops = {
|
||||||
|
.enable = jh7100_clk_enable,
|
||||||
|
.disable = jh7100_clk_disable,
|
||||||
|
.is_enabled = jh7100_clk_is_enabled,
|
||||||
|
.determine_rate = jh7100_clk_mux_determine_rate,
|
||||||
|
.set_parent = jh7100_clk_set_parent,
|
||||||
|
.get_parent = jh7100_clk_get_parent,
|
||||||
|
.debug_init = jh7100_clk_debug_init,
|
||||||
|
};
|
||||||
|
|
||||||
|
static const struct clk_ops jh7100_clk_inv_ops = {
|
||||||
|
.get_phase = jh7100_clk_get_phase,
|
||||||
|
.set_phase = jh7100_clk_set_phase,
|
||||||
|
.debug_init = jh7100_clk_debug_init,
|
||||||
|
};
|
||||||
|
|
||||||
|
static const struct clk_ops *__init jh7100_clk_ops(u32 max)
|
||||||
|
{
|
||||||
|
if (max & JH7100_CLK_DIV_MASK) {
|
||||||
|
if (max & JH7100_CLK_ENABLE)
|
||||||
|
return &jh7100_clk_gdiv_ops;
|
||||||
|
return &jh7100_clk_div_ops;
|
||||||
|
}
|
||||||
|
|
||||||
|
if (max & JH7100_CLK_MUX_MASK) {
|
||||||
|
if (max & JH7100_CLK_ENABLE)
|
||||||
|
return &jh7100_clk_gmux_ops;
|
||||||
|
return &jh7100_clk_mux_ops;
|
||||||
|
}
|
||||||
|
|
||||||
|
if (max & JH7100_CLK_ENABLE)
|
||||||
|
return &jh7100_clk_gate_ops;
|
||||||
|
|
||||||
|
return &jh7100_clk_inv_ops;
|
||||||
|
}
|
||||||
|
|
||||||
|
static struct clk_hw *jh7100_clk_get(struct of_phandle_args *clkspec, void *data)
|
||||||
|
{
|
||||||
|
struct jh7100_clk_priv *priv = data;
|
||||||
|
unsigned int idx = clkspec->args[0];
|
||||||
|
|
||||||
|
if (idx < JH7100_CLK_PLL0_OUT)
|
||||||
|
return &priv->reg[idx].hw;
|
||||||
|
|
||||||
|
if (idx < JH7100_CLK_END)
|
||||||
|
return priv->pll[idx - JH7100_CLK_PLL0_OUT];
|
||||||
|
|
||||||
|
return ERR_PTR(-EINVAL);
|
||||||
|
}
|
||||||
|
|
||||||
|
static int __init clk_starfive_jh7100_probe(struct platform_device *pdev)
|
||||||
|
{
|
||||||
|
struct jh7100_clk_priv *priv;
|
||||||
|
unsigned int idx;
|
||||||
|
int ret;
|
||||||
|
|
||||||
|
priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
|
||||||
|
if (!priv)
|
||||||
|
return -ENOMEM;
|
||||||
|
|
||||||
|
spin_lock_init(&priv->rmw_lock);
|
||||||
|
priv->dev = &pdev->dev;
|
||||||
|
priv->base = devm_platform_ioremap_resource(pdev, 0);
|
||||||
|
if (IS_ERR(priv->base))
|
||||||
|
return PTR_ERR(priv->base);
|
||||||
|
|
||||||
|
priv->pll[0] = devm_clk_hw_register_fixed_factor(priv->dev, "pll0_out",
|
||||||
|
"osc_sys", 0, 40, 1);
|
||||||
|
if (IS_ERR(priv->pll[0]))
|
||||||
|
return PTR_ERR(priv->pll[0]);
|
||||||
|
|
||||||
|
priv->pll[1] = devm_clk_hw_register_fixed_factor(priv->dev, "pll1_out",
|
||||||
|
"osc_sys", 0, 64, 1);
|
||||||
|
if (IS_ERR(priv->pll[1]))
|
||||||
|
return PTR_ERR(priv->pll[1]);
|
||||||
|
|
||||||
|
priv->pll[2] = devm_clk_hw_register_fixed_factor(priv->dev, "pll2_out",
|
||||||
|
"pll2_refclk", 0, 55, 1);
|
||||||
|
if (IS_ERR(priv->pll[2]))
|
||||||
|
return PTR_ERR(priv->pll[2]);
|
||||||
|
|
||||||
|
for (idx = 0; idx < JH7100_CLK_PLL0_OUT; idx++) {
|
||||||
|
u32 max = jh7100_clk_data[idx].max;
|
||||||
|
struct clk_parent_data parents[4] = {};
|
||||||
|
struct clk_init_data init = {
|
||||||
|
.name = jh7100_clk_data[idx].name,
|
||||||
|
.ops = jh7100_clk_ops(max),
|
||||||
|
.parent_data = parents,
|
||||||
|
.num_parents = ((max & JH7100_CLK_MUX_MASK) >> JH7100_CLK_MUX_SHIFT) + 1,
|
||||||
|
.flags = jh7100_clk_data[idx].flags,
|
||||||
|
};
|
||||||
|
struct jh7100_clk *clk = &priv->reg[idx];
|
||||||
|
unsigned int i;
|
||||||
|
|
||||||
|
for (i = 0; i < init.num_parents; i++) {
|
||||||
|
unsigned int pidx = jh7100_clk_data[idx].parents[i];
|
||||||
|
|
||||||
|
if (pidx < JH7100_CLK_PLL0_OUT)
|
||||||
|
parents[i].hw = &priv->reg[pidx].hw;
|
||||||
|
else if (pidx < JH7100_CLK_END)
|
||||||
|
parents[i].hw = priv->pll[pidx - JH7100_CLK_PLL0_OUT];
|
||||||
|
else if (pidx == JH7100_CLK_OSC_SYS)
|
||||||
|
parents[i].fw_name = "osc_sys";
|
||||||
|
else if (pidx == JH7100_CLK_OSC_AUD)
|
||||||
|
parents[i].fw_name = "osc_aud";
|
||||||
|
else if (pidx == JH7100_CLK_GMAC_RMII_REF)
|
||||||
|
parents[i].fw_name = "gmac_rmii_ref";
|
||||||
|
else if (pidx == JH7100_CLK_GMAC_GR_MII_RX)
|
||||||
|
parents[i].fw_name = "gmac_gr_mii_rxclk";
|
||||||
|
}
|
||||||
|
|
||||||
|
clk->hw.init = &init;
|
||||||
|
clk->idx = idx;
|
||||||
|
clk->max_div = max & JH7100_CLK_DIV_MASK;
|
||||||
|
|
||||||
|
ret = devm_clk_hw_register(priv->dev, &clk->hw);
|
||||||
|
if (ret)
|
||||||
|
return ret;
|
||||||
|
}
|
||||||
|
|
||||||
|
return devm_of_clk_add_hw_provider(priv->dev, jh7100_clk_get, priv);
|
||||||
|
}
|
||||||
|
|
||||||
|
static const struct of_device_id clk_starfive_jh7100_match[] = {
|
||||||
|
{ .compatible = "starfive,jh7100-clkgen" },
|
||||||
|
{ /* sentinel */ }
|
||||||
|
};
|
||||||
|
|
||||||
|
static struct platform_driver clk_starfive_jh7100_driver = {
|
||||||
|
.driver = {
|
||||||
|
.name = "clk-starfive-jh7100",
|
||||||
|
.of_match_table = clk_starfive_jh7100_match,
|
||||||
|
.suppress_bind_attrs = true,
|
||||||
|
},
|
||||||
|
};
|
||||||
|
builtin_platform_driver_probe(clk_starfive_jh7100_driver, clk_starfive_jh7100_probe);
|
||||||
@ -281,6 +281,23 @@ config PINCTRL_ST
|
|||||||
select PINCONF
|
select PINCONF
|
||||||
select GPIOLIB_IRQCHIP
|
select GPIOLIB_IRQCHIP
|
||||||
|
|
||||||
|
config PINCTRL_STARFIVE
|
||||||
|
tristate "Pinctrl and GPIO driver for the StarFive JH7100 SoC"
|
||||||
|
depends on SOC_STARFIVE || COMPILE_TEST
|
||||||
|
depends on OF
|
||||||
|
default SOC_STARFIVE
|
||||||
|
select GENERIC_PINCTRL_GROUPS
|
||||||
|
select GENERIC_PINMUX_FUNCTIONS
|
||||||
|
select GENERIC_PINCONF
|
||||||
|
select GPIOLIB
|
||||||
|
select GPIOLIB_IRQCHIP
|
||||||
|
select OF_GPIO
|
||||||
|
help
|
||||||
|
Say yes here to support pin control on the StarFive JH7100 SoC.
|
||||||
|
This also provides an interface to the GPIO pins not used by other
|
||||||
|
peripherals supporting inputs, outputs, configuring pull-up/pull-down
|
||||||
|
and interrupts on input changes.
|
||||||
|
|
||||||
config PINCTRL_STMFX
|
config PINCTRL_STMFX
|
||||||
tristate "STMicroelectronics STMFX GPIO expander pinctrl driver"
|
tristate "STMicroelectronics STMFX GPIO expander pinctrl driver"
|
||||||
depends on I2C
|
depends on I2C
|
||||||
|
|||||||
@ -39,6 +39,7 @@ obj-$(CONFIG_PINCTRL_LANTIQ) += pinctrl-lantiq.o
|
|||||||
obj-$(CONFIG_PINCTRL_LPC18XX) += pinctrl-lpc18xx.o
|
obj-$(CONFIG_PINCTRL_LPC18XX) += pinctrl-lpc18xx.o
|
||||||
obj-$(CONFIG_PINCTRL_TB10X) += pinctrl-tb10x.o
|
obj-$(CONFIG_PINCTRL_TB10X) += pinctrl-tb10x.o
|
||||||
obj-$(CONFIG_PINCTRL_ST) += pinctrl-st.o
|
obj-$(CONFIG_PINCTRL_ST) += pinctrl-st.o
|
||||||
|
obj-$(CONFIG_PINCTRL_STARFIVE) += pinctrl-starfive.o
|
||||||
obj-$(CONFIG_PINCTRL_STMFX) += pinctrl-stmfx.o
|
obj-$(CONFIG_PINCTRL_STMFX) += pinctrl-stmfx.o
|
||||||
obj-$(CONFIG_PINCTRL_ZYNQ) += pinctrl-zynq.o
|
obj-$(CONFIG_PINCTRL_ZYNQ) += pinctrl-zynq.o
|
||||||
obj-$(CONFIG_PINCTRL_ZYNQMP) += pinctrl-zynqmp.o
|
obj-$(CONFIG_PINCTRL_ZYNQMP) += pinctrl-zynqmp.o
|
||||||
|
|||||||
1354
drivers/pinctrl/pinctrl-starfive.c
Normal file
1354
drivers/pinctrl/pinctrl-starfive.c
Normal file
File diff suppressed because it is too large
Load Diff
@ -224,6 +224,13 @@ config RESET_SOCFPGA
|
|||||||
This enables the reset driver for the SoCFPGA ARMv7 platforms. This
|
This enables the reset driver for the SoCFPGA ARMv7 platforms. This
|
||||||
driver gets initialized early during platform init calls.
|
driver gets initialized early during platform init calls.
|
||||||
|
|
||||||
|
config RESET_STARFIVE_JH7100
|
||||||
|
bool "StarFive JH7100 Reset Driver"
|
||||||
|
depends on SOC_STARFIVE || COMPILE_TEST
|
||||||
|
default SOC_STARFIVE
|
||||||
|
help
|
||||||
|
This enables the reset controller driver for the StarFive JH7100 SoC.
|
||||||
|
|
||||||
config RESET_SUNXI
|
config RESET_SUNXI
|
||||||
bool "Allwinner SoCs Reset Driver" if COMPILE_TEST && !ARCH_SUNXI
|
bool "Allwinner SoCs Reset Driver" if COMPILE_TEST && !ARCH_SUNXI
|
||||||
default ARCH_SUNXI
|
default ARCH_SUNXI
|
||||||
|
|||||||
@ -29,6 +29,7 @@ obj-$(CONFIG_RESET_RZG2L_USBPHY_CTRL) += reset-rzg2l-usbphy-ctrl.o
|
|||||||
obj-$(CONFIG_RESET_SCMI) += reset-scmi.o
|
obj-$(CONFIG_RESET_SCMI) += reset-scmi.o
|
||||||
obj-$(CONFIG_RESET_SIMPLE) += reset-simple.o
|
obj-$(CONFIG_RESET_SIMPLE) += reset-simple.o
|
||||||
obj-$(CONFIG_RESET_SOCFPGA) += reset-socfpga.o
|
obj-$(CONFIG_RESET_SOCFPGA) += reset-socfpga.o
|
||||||
|
obj-$(CONFIG_RESET_STARFIVE_JH7100) += reset-starfive-jh7100.o
|
||||||
obj-$(CONFIG_RESET_SUNXI) += reset-sunxi.o
|
obj-$(CONFIG_RESET_SUNXI) += reset-sunxi.o
|
||||||
obj-$(CONFIG_RESET_TI_SCI) += reset-ti-sci.o
|
obj-$(CONFIG_RESET_TI_SCI) += reset-ti-sci.o
|
||||||
obj-$(CONFIG_RESET_TI_SYSCON) += reset-ti-syscon.o
|
obj-$(CONFIG_RESET_TI_SYSCON) += reset-ti-syscon.o
|
||||||
|
|||||||
173
drivers/reset/reset-starfive-jh7100.c
Normal file
173
drivers/reset/reset-starfive-jh7100.c
Normal file
@ -0,0 +1,173 @@
|
|||||||
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
||||||
|
/*
|
||||||
|
* Reset driver for the StarFive JH7100 SoC
|
||||||
|
*
|
||||||
|
* Copyright (C) 2021 Emil Renner Berthing <kernel@esmil.dk>
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <linux/bitmap.h>
|
||||||
|
#include <linux/io.h>
|
||||||
|
#include <linux/io-64-nonatomic-lo-hi.h>
|
||||||
|
#include <linux/iopoll.h>
|
||||||
|
#include <linux/mod_devicetable.h>
|
||||||
|
#include <linux/platform_device.h>
|
||||||
|
#include <linux/reset-controller.h>
|
||||||
|
#include <linux/spinlock.h>
|
||||||
|
|
||||||
|
#include <dt-bindings/reset/starfive-jh7100.h>
|
||||||
|
|
||||||
|
/* register offsets */
|
||||||
|
#define JH7100_RESET_ASSERT0 0x00
|
||||||
|
#define JH7100_RESET_ASSERT1 0x04
|
||||||
|
#define JH7100_RESET_ASSERT2 0x08
|
||||||
|
#define JH7100_RESET_ASSERT3 0x0c
|
||||||
|
#define JH7100_RESET_STATUS0 0x10
|
||||||
|
#define JH7100_RESET_STATUS1 0x14
|
||||||
|
#define JH7100_RESET_STATUS2 0x18
|
||||||
|
#define JH7100_RESET_STATUS3 0x1c
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Writing a 1 to the n'th bit of the m'th ASSERT register asserts
|
||||||
|
* line 32m + n, and writing a 0 deasserts the same line.
|
||||||
|
* Most reset lines have their status inverted so a 0 bit in the STATUS
|
||||||
|
* register means the line is asserted and a 1 means it's deasserted. A few
|
||||||
|
* lines don't though, so store the expected value of the status registers when
|
||||||
|
* all lines are asserted.
|
||||||
|
*/
|
||||||
|
static const u64 jh7100_reset_asserted[2] = {
|
||||||
|
/* STATUS0 */
|
||||||
|
BIT_ULL_MASK(JH7100_RST_U74) |
|
||||||
|
BIT_ULL_MASK(JH7100_RST_VP6_DRESET) |
|
||||||
|
BIT_ULL_MASK(JH7100_RST_VP6_BRESET) |
|
||||||
|
/* STATUS1 */
|
||||||
|
BIT_ULL_MASK(JH7100_RST_HIFI4_DRESET) |
|
||||||
|
BIT_ULL_MASK(JH7100_RST_HIFI4_BRESET),
|
||||||
|
/* STATUS2 */
|
||||||
|
BIT_ULL_MASK(JH7100_RST_E24) |
|
||||||
|
/* STATUS3 */
|
||||||
|
0,
|
||||||
|
};
|
||||||
|
|
||||||
|
struct jh7100_reset {
|
||||||
|
struct reset_controller_dev rcdev;
|
||||||
|
/* protect registers against concurrent read-modify-write */
|
||||||
|
spinlock_t lock;
|
||||||
|
void __iomem *base;
|
||||||
|
};
|
||||||
|
|
||||||
|
static inline struct jh7100_reset *
|
||||||
|
jh7100_reset_from(struct reset_controller_dev *rcdev)
|
||||||
|
{
|
||||||
|
return container_of(rcdev, struct jh7100_reset, rcdev);
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_reset_update(struct reset_controller_dev *rcdev,
|
||||||
|
unsigned long id, bool assert)
|
||||||
|
{
|
||||||
|
struct jh7100_reset *data = jh7100_reset_from(rcdev);
|
||||||
|
unsigned long offset = BIT_ULL_WORD(id);
|
||||||
|
u64 mask = BIT_ULL_MASK(id);
|
||||||
|
void __iomem *reg_assert = data->base + JH7100_RESET_ASSERT0 + offset * sizeof(u64);
|
||||||
|
void __iomem *reg_status = data->base + JH7100_RESET_STATUS0 + offset * sizeof(u64);
|
||||||
|
u64 done = jh7100_reset_asserted[offset] & mask;
|
||||||
|
u64 value;
|
||||||
|
unsigned long flags;
|
||||||
|
int ret;
|
||||||
|
|
||||||
|
if (!assert)
|
||||||
|
done ^= mask;
|
||||||
|
|
||||||
|
spin_lock_irqsave(&data->lock, flags);
|
||||||
|
|
||||||
|
value = readq(reg_assert);
|
||||||
|
if (assert)
|
||||||
|
value |= mask;
|
||||||
|
else
|
||||||
|
value &= ~mask;
|
||||||
|
writeq(value, reg_assert);
|
||||||
|
|
||||||
|
/* if the associated clock is gated, deasserting might otherwise hang forever */
|
||||||
|
ret = readq_poll_timeout_atomic(reg_status, value, (value & mask) == done, 0, 1000);
|
||||||
|
|
||||||
|
spin_unlock_irqrestore(&data->lock, flags);
|
||||||
|
return ret;
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_reset_assert(struct reset_controller_dev *rcdev,
|
||||||
|
unsigned long id)
|
||||||
|
{
|
||||||
|
return jh7100_reset_update(rcdev, id, true);
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_reset_deassert(struct reset_controller_dev *rcdev,
|
||||||
|
unsigned long id)
|
||||||
|
{
|
||||||
|
return jh7100_reset_update(rcdev, id, false);
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_reset_reset(struct reset_controller_dev *rcdev,
|
||||||
|
unsigned long id)
|
||||||
|
{
|
||||||
|
int ret;
|
||||||
|
|
||||||
|
ret = jh7100_reset_assert(rcdev, id);
|
||||||
|
if (ret)
|
||||||
|
return ret;
|
||||||
|
|
||||||
|
return jh7100_reset_deassert(rcdev, id);
|
||||||
|
}
|
||||||
|
|
||||||
|
static int jh7100_reset_status(struct reset_controller_dev *rcdev,
|
||||||
|
unsigned long id)
|
||||||
|
{
|
||||||
|
struct jh7100_reset *data = jh7100_reset_from(rcdev);
|
||||||
|
unsigned long offset = BIT_ULL_WORD(id);
|
||||||
|
u64 mask = BIT_ULL_MASK(id);
|
||||||
|
void __iomem *reg_status = data->base + JH7100_RESET_STATUS0 + offset * sizeof(u64);
|
||||||
|
u64 value = readq(reg_status);
|
||||||
|
|
||||||
|
return !((value ^ jh7100_reset_asserted[offset]) & mask);
|
||||||
|
}
|
||||||
|
|
||||||
|
static const struct reset_control_ops jh7100_reset_ops = {
|
||||||
|
.assert = jh7100_reset_assert,
|
||||||
|
.deassert = jh7100_reset_deassert,
|
||||||
|
.reset = jh7100_reset_reset,
|
||||||
|
.status = jh7100_reset_status,
|
||||||
|
};
|
||||||
|
|
||||||
|
static int __init jh7100_reset_probe(struct platform_device *pdev)
|
||||||
|
{
|
||||||
|
struct jh7100_reset *data;
|
||||||
|
|
||||||
|
data = devm_kzalloc(&pdev->dev, sizeof(*data), GFP_KERNEL);
|
||||||
|
if (!data)
|
||||||
|
return -ENOMEM;
|
||||||
|
|
||||||
|
data->base = devm_platform_ioremap_resource(pdev, 0);
|
||||||
|
if (IS_ERR(data->base))
|
||||||
|
return PTR_ERR(data->base);
|
||||||
|
|
||||||
|
data->rcdev.ops = &jh7100_reset_ops;
|
||||||
|
data->rcdev.owner = THIS_MODULE;
|
||||||
|
data->rcdev.nr_resets = JH7100_RSTN_END;
|
||||||
|
data->rcdev.dev = &pdev->dev;
|
||||||
|
data->rcdev.of_node = pdev->dev.of_node;
|
||||||
|
spin_lock_init(&data->lock);
|
||||||
|
|
||||||
|
return devm_reset_controller_register(&pdev->dev, &data->rcdev);
|
||||||
|
}
|
||||||
|
|
||||||
|
static const struct of_device_id jh7100_reset_dt_ids[] = {
|
||||||
|
{ .compatible = "starfive,jh7100-reset" },
|
||||||
|
{ /* sentinel */ }
|
||||||
|
};
|
||||||
|
|
||||||
|
static struct platform_driver jh7100_reset_driver = {
|
||||||
|
.driver = {
|
||||||
|
.name = "jh7100-reset",
|
||||||
|
.of_match_table = jh7100_reset_dt_ids,
|
||||||
|
.suppress_bind_attrs = true,
|
||||||
|
},
|
||||||
|
};
|
||||||
|
builtin_platform_driver_probe(jh7100_reset_driver, jh7100_reset_probe);
|
||||||
@ -414,6 +414,8 @@ static void dw8250_quirks(struct uart_port *p, struct dw8250_data *data)
|
|||||||
|
|
||||||
if (of_device_is_compatible(np, "marvell,armada-38x-uart"))
|
if (of_device_is_compatible(np, "marvell,armada-38x-uart"))
|
||||||
p->serial_out = dw8250_serial_out38x;
|
p->serial_out = dw8250_serial_out38x;
|
||||||
|
if (of_device_is_compatible(np, "starfive,jh7100-uart"))
|
||||||
|
p->set_termios = dw8250_do_set_termios;
|
||||||
|
|
||||||
} else if (acpi_dev_present("APMC0D08", NULL, -1)) {
|
} else if (acpi_dev_present("APMC0D08", NULL, -1)) {
|
||||||
p->iotype = UPIO_MEM32;
|
p->iotype = UPIO_MEM32;
|
||||||
@ -696,6 +698,7 @@ static const struct of_device_id dw8250_of_match[] = {
|
|||||||
{ .compatible = "cavium,octeon-3860-uart" },
|
{ .compatible = "cavium,octeon-3860-uart" },
|
||||||
{ .compatible = "marvell,armada-38x-uart" },
|
{ .compatible = "marvell,armada-38x-uart" },
|
||||||
{ .compatible = "renesas,rzn1-uart" },
|
{ .compatible = "renesas,rzn1-uart" },
|
||||||
|
{ .compatible = "starfive,jh7100-uart" },
|
||||||
{ /* Sentinel */ }
|
{ /* Sentinel */ }
|
||||||
};
|
};
|
||||||
MODULE_DEVICE_TABLE(of, dw8250_of_match);
|
MODULE_DEVICE_TABLE(of, dw8250_of_match);
|
||||||
|
|||||||
202
include/dt-bindings/clock/starfive-jh7100.h
Normal file
202
include/dt-bindings/clock/starfive-jh7100.h
Normal file
@ -0,0 +1,202 @@
|
|||||||
|
/* SPDX-License-Identifier: GPL-2.0 OR MIT */
|
||||||
|
/*
|
||||||
|
* Copyright (C) 2021 Ahmad Fatoum, Pengutronix
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef __DT_BINDINGS_CLOCK_STARFIVE_JH7100_H__
|
||||||
|
#define __DT_BINDINGS_CLOCK_STARFIVE_JH7100_H__
|
||||||
|
|
||||||
|
#define JH7100_CLK_CPUNDBUS_ROOT 0
|
||||||
|
#define JH7100_CLK_DLA_ROOT 1
|
||||||
|
#define JH7100_CLK_DSP_ROOT 2
|
||||||
|
#define JH7100_CLK_GMACUSB_ROOT 3
|
||||||
|
#define JH7100_CLK_PERH0_ROOT 4
|
||||||
|
#define JH7100_CLK_PERH1_ROOT 5
|
||||||
|
#define JH7100_CLK_VIN_ROOT 6
|
||||||
|
#define JH7100_CLK_VOUT_ROOT 7
|
||||||
|
#define JH7100_CLK_AUDIO_ROOT 8
|
||||||
|
#define JH7100_CLK_CDECHIFI4_ROOT 9
|
||||||
|
#define JH7100_CLK_CDEC_ROOT 10
|
||||||
|
#define JH7100_CLK_VOUTBUS_ROOT 11
|
||||||
|
#define JH7100_CLK_CPUNBUS_ROOT_DIV 12
|
||||||
|
#define JH7100_CLK_DSP_ROOT_DIV 13
|
||||||
|
#define JH7100_CLK_PERH0_SRC 14
|
||||||
|
#define JH7100_CLK_PERH1_SRC 15
|
||||||
|
#define JH7100_CLK_PLL0_TESTOUT 16
|
||||||
|
#define JH7100_CLK_PLL1_TESTOUT 17
|
||||||
|
#define JH7100_CLK_PLL2_TESTOUT 18
|
||||||
|
#define JH7100_CLK_PLL2_REF 19
|
||||||
|
#define JH7100_CLK_CPU_CORE 20
|
||||||
|
#define JH7100_CLK_CPU_AXI 21
|
||||||
|
#define JH7100_CLK_AHB_BUS 22
|
||||||
|
#define JH7100_CLK_APB1_BUS 23
|
||||||
|
#define JH7100_CLK_APB2_BUS 24
|
||||||
|
#define JH7100_CLK_DOM3AHB_BUS 25
|
||||||
|
#define JH7100_CLK_DOM7AHB_BUS 26
|
||||||
|
#define JH7100_CLK_U74_CORE0 27
|
||||||
|
#define JH7100_CLK_U74_CORE1 28
|
||||||
|
#define JH7100_CLK_U74_AXI 29
|
||||||
|
#define JH7100_CLK_U74RTC_TOGGLE 30
|
||||||
|
#define JH7100_CLK_SGDMA2P_AXI 31
|
||||||
|
#define JH7100_CLK_DMA2PNOC_AXI 32
|
||||||
|
#define JH7100_CLK_SGDMA2P_AHB 33
|
||||||
|
#define JH7100_CLK_DLA_BUS 34
|
||||||
|
#define JH7100_CLK_DLA_AXI 35
|
||||||
|
#define JH7100_CLK_DLANOC_AXI 36
|
||||||
|
#define JH7100_CLK_DLA_APB 37
|
||||||
|
#define JH7100_CLK_VP6_CORE 38
|
||||||
|
#define JH7100_CLK_VP6BUS_SRC 39
|
||||||
|
#define JH7100_CLK_VP6_AXI 40
|
||||||
|
#define JH7100_CLK_VCDECBUS_SRC 41
|
||||||
|
#define JH7100_CLK_VDEC_BUS 42
|
||||||
|
#define JH7100_CLK_VDEC_AXI 43
|
||||||
|
#define JH7100_CLK_VDECBRG_MAIN 44
|
||||||
|
#define JH7100_CLK_VDEC_BCLK 45
|
||||||
|
#define JH7100_CLK_VDEC_CCLK 46
|
||||||
|
#define JH7100_CLK_VDEC_APB 47
|
||||||
|
#define JH7100_CLK_JPEG_AXI 48
|
||||||
|
#define JH7100_CLK_JPEG_CCLK 49
|
||||||
|
#define JH7100_CLK_JPEG_APB 50
|
||||||
|
#define JH7100_CLK_GC300_2X 51
|
||||||
|
#define JH7100_CLK_GC300_AHB 52
|
||||||
|
#define JH7100_CLK_JPCGC300_AXIBUS 53
|
||||||
|
#define JH7100_CLK_GC300_AXI 54
|
||||||
|
#define JH7100_CLK_JPCGC300_MAIN 55
|
||||||
|
#define JH7100_CLK_VENC_BUS 56
|
||||||
|
#define JH7100_CLK_VENC_AXI 57
|
||||||
|
#define JH7100_CLK_VENCBRG_MAIN 58
|
||||||
|
#define JH7100_CLK_VENC_BCLK 59
|
||||||
|
#define JH7100_CLK_VENC_CCLK 60
|
||||||
|
#define JH7100_CLK_VENC_APB 61
|
||||||
|
#define JH7100_CLK_DDRPLL_DIV2 62
|
||||||
|
#define JH7100_CLK_DDRPLL_DIV4 63
|
||||||
|
#define JH7100_CLK_DDRPLL_DIV8 64
|
||||||
|
#define JH7100_CLK_DDROSC_DIV2 65
|
||||||
|
#define JH7100_CLK_DDRC0 66
|
||||||
|
#define JH7100_CLK_DDRC1 67
|
||||||
|
#define JH7100_CLK_DDRPHY_APB 68
|
||||||
|
#define JH7100_CLK_NOC_ROB 69
|
||||||
|
#define JH7100_CLK_NOC_COG 70
|
||||||
|
#define JH7100_CLK_NNE_AHB 71
|
||||||
|
#define JH7100_CLK_NNEBUS_SRC1 72
|
||||||
|
#define JH7100_CLK_NNE_BUS 73
|
||||||
|
#define JH7100_CLK_NNE_AXI 74
|
||||||
|
#define JH7100_CLK_NNENOC_AXI 75
|
||||||
|
#define JH7100_CLK_DLASLV_AXI 76
|
||||||
|
#define JH7100_CLK_DSPX2C_AXI 77
|
||||||
|
#define JH7100_CLK_HIFI4_SRC 78
|
||||||
|
#define JH7100_CLK_HIFI4_COREFREE 79
|
||||||
|
#define JH7100_CLK_HIFI4_CORE 80
|
||||||
|
#define JH7100_CLK_HIFI4_BUS 81
|
||||||
|
#define JH7100_CLK_HIFI4_AXI 82
|
||||||
|
#define JH7100_CLK_HIFI4NOC_AXI 83
|
||||||
|
#define JH7100_CLK_SGDMA1P_BUS 84
|
||||||
|
#define JH7100_CLK_SGDMA1P_AXI 85
|
||||||
|
#define JH7100_CLK_DMA1P_AXI 86
|
||||||
|
#define JH7100_CLK_X2C_AXI 87
|
||||||
|
#define JH7100_CLK_USB_BUS 88
|
||||||
|
#define JH7100_CLK_USB_AXI 89
|
||||||
|
#define JH7100_CLK_USBNOC_AXI 90
|
||||||
|
#define JH7100_CLK_USBPHY_ROOTDIV 91
|
||||||
|
#define JH7100_CLK_USBPHY_125M 92
|
||||||
|
#define JH7100_CLK_USBPHY_PLLDIV25M 93
|
||||||
|
#define JH7100_CLK_USBPHY_25M 94
|
||||||
|
#define JH7100_CLK_AUDIO_DIV 95
|
||||||
|
#define JH7100_CLK_AUDIO_SRC 96
|
||||||
|
#define JH7100_CLK_AUDIO_12288 97
|
||||||
|
#define JH7100_CLK_VIN_SRC 98
|
||||||
|
#define JH7100_CLK_ISP0_BUS 99
|
||||||
|
#define JH7100_CLK_ISP0_AXI 100
|
||||||
|
#define JH7100_CLK_ISP0NOC_AXI 101
|
||||||
|
#define JH7100_CLK_ISPSLV_AXI 102
|
||||||
|
#define JH7100_CLK_ISP1_BUS 103
|
||||||
|
#define JH7100_CLK_ISP1_AXI 104
|
||||||
|
#define JH7100_CLK_ISP1NOC_AXI 105
|
||||||
|
#define JH7100_CLK_VIN_BUS 106
|
||||||
|
#define JH7100_CLK_VIN_AXI 107
|
||||||
|
#define JH7100_CLK_VINNOC_AXI 108
|
||||||
|
#define JH7100_CLK_VOUT_SRC 109
|
||||||
|
#define JH7100_CLK_DISPBUS_SRC 110
|
||||||
|
#define JH7100_CLK_DISP_BUS 111
|
||||||
|
#define JH7100_CLK_DISP_AXI 112
|
||||||
|
#define JH7100_CLK_DISPNOC_AXI 113
|
||||||
|
#define JH7100_CLK_SDIO0_AHB 114
|
||||||
|
#define JH7100_CLK_SDIO0_CCLKINT 115
|
||||||
|
#define JH7100_CLK_SDIO0_CCLKINT_INV 116
|
||||||
|
#define JH7100_CLK_SDIO1_AHB 117
|
||||||
|
#define JH7100_CLK_SDIO1_CCLKINT 118
|
||||||
|
#define JH7100_CLK_SDIO1_CCLKINT_INV 119
|
||||||
|
#define JH7100_CLK_GMAC_AHB 120
|
||||||
|
#define JH7100_CLK_GMAC_ROOT_DIV 121
|
||||||
|
#define JH7100_CLK_GMAC_PTP_REF 122
|
||||||
|
#define JH7100_CLK_GMAC_GTX 123
|
||||||
|
#define JH7100_CLK_GMAC_RMII_TX 124
|
||||||
|
#define JH7100_CLK_GMAC_RMII_RX 125
|
||||||
|
#define JH7100_CLK_GMAC_TX 126
|
||||||
|
#define JH7100_CLK_GMAC_TX_INV 127
|
||||||
|
#define JH7100_CLK_GMAC_RX_PRE 128
|
||||||
|
#define JH7100_CLK_GMAC_RX_INV 129
|
||||||
|
#define JH7100_CLK_GMAC_RMII 130
|
||||||
|
#define JH7100_CLK_GMAC_TOPHYREF 131
|
||||||
|
#define JH7100_CLK_SPI2AHB_AHB 132
|
||||||
|
#define JH7100_CLK_SPI2AHB_CORE 133
|
||||||
|
#define JH7100_CLK_EZMASTER_AHB 134
|
||||||
|
#define JH7100_CLK_E24_AHB 135
|
||||||
|
#define JH7100_CLK_E24RTC_TOGGLE 136
|
||||||
|
#define JH7100_CLK_QSPI_AHB 137
|
||||||
|
#define JH7100_CLK_QSPI_APB 138
|
||||||
|
#define JH7100_CLK_QSPI_REF 139
|
||||||
|
#define JH7100_CLK_SEC_AHB 140
|
||||||
|
#define JH7100_CLK_AES 141
|
||||||
|
#define JH7100_CLK_SHA 142
|
||||||
|
#define JH7100_CLK_PKA 143
|
||||||
|
#define JH7100_CLK_TRNG_APB 144
|
||||||
|
#define JH7100_CLK_OTP_APB 145
|
||||||
|
#define JH7100_CLK_UART0_APB 146
|
||||||
|
#define JH7100_CLK_UART0_CORE 147
|
||||||
|
#define JH7100_CLK_UART1_APB 148
|
||||||
|
#define JH7100_CLK_UART1_CORE 149
|
||||||
|
#define JH7100_CLK_SPI0_APB 150
|
||||||
|
#define JH7100_CLK_SPI0_CORE 151
|
||||||
|
#define JH7100_CLK_SPI1_APB 152
|
||||||
|
#define JH7100_CLK_SPI1_CORE 153
|
||||||
|
#define JH7100_CLK_I2C0_APB 154
|
||||||
|
#define JH7100_CLK_I2C0_CORE 155
|
||||||
|
#define JH7100_CLK_I2C1_APB 156
|
||||||
|
#define JH7100_CLK_I2C1_CORE 157
|
||||||
|
#define JH7100_CLK_GPIO_APB 158
|
||||||
|
#define JH7100_CLK_UART2_APB 159
|
||||||
|
#define JH7100_CLK_UART2_CORE 160
|
||||||
|
#define JH7100_CLK_UART3_APB 161
|
||||||
|
#define JH7100_CLK_UART3_CORE 162
|
||||||
|
#define JH7100_CLK_SPI2_APB 163
|
||||||
|
#define JH7100_CLK_SPI2_CORE 164
|
||||||
|
#define JH7100_CLK_SPI3_APB 165
|
||||||
|
#define JH7100_CLK_SPI3_CORE 166
|
||||||
|
#define JH7100_CLK_I2C2_APB 167
|
||||||
|
#define JH7100_CLK_I2C2_CORE 168
|
||||||
|
#define JH7100_CLK_I2C3_APB 169
|
||||||
|
#define JH7100_CLK_I2C3_CORE 170
|
||||||
|
#define JH7100_CLK_WDTIMER_APB 171
|
||||||
|
#define JH7100_CLK_WDT_CORE 172
|
||||||
|
#define JH7100_CLK_TIMER0_CORE 173
|
||||||
|
#define JH7100_CLK_TIMER1_CORE 174
|
||||||
|
#define JH7100_CLK_TIMER2_CORE 175
|
||||||
|
#define JH7100_CLK_TIMER3_CORE 176
|
||||||
|
#define JH7100_CLK_TIMER4_CORE 177
|
||||||
|
#define JH7100_CLK_TIMER5_CORE 178
|
||||||
|
#define JH7100_CLK_TIMER6_CORE 179
|
||||||
|
#define JH7100_CLK_VP6INTC_APB 180
|
||||||
|
#define JH7100_CLK_PWM_APB 181
|
||||||
|
#define JH7100_CLK_MSI_APB 182
|
||||||
|
#define JH7100_CLK_TEMP_APB 183
|
||||||
|
#define JH7100_CLK_TEMP_SENSE 184
|
||||||
|
#define JH7100_CLK_SYSERR_APB 185
|
||||||
|
|
||||||
|
#define JH7100_CLK_PLL0_OUT 186
|
||||||
|
#define JH7100_CLK_PLL1_OUT 187
|
||||||
|
#define JH7100_CLK_PLL2_OUT 188
|
||||||
|
|
||||||
|
#define JH7100_CLK_END 189
|
||||||
|
|
||||||
|
#endif /* __DT_BINDINGS_CLOCK_STARFIVE_JH7100_H__ */
|
||||||
275
include/dt-bindings/pinctrl/pinctrl-starfive.h
Normal file
275
include/dt-bindings/pinctrl/pinctrl-starfive.h
Normal file
@ -0,0 +1,275 @@
|
|||||||
|
/* SPDX-License-Identifier: GPL-2.0 OR MIT */
|
||||||
|
/*
|
||||||
|
* Copyright (C) 2021 Emil Renner Berthing <kernel@esmil.dk>
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef __DT_BINDINGS_PINCTRL_STARFIVE_H__
|
||||||
|
#define __DT_BINDINGS_PINCTRL_STARFIVE_H__
|
||||||
|
|
||||||
|
#define PAD_GPIO_OFFSET 0
|
||||||
|
#define PAD_FUNC_SHARE_OFFSET 64
|
||||||
|
#define PAD_GPIO(x) (PAD_GPIO_OFFSET + (x))
|
||||||
|
#define PAD_FUNC_SHARE(x) (PAD_FUNC_SHARE_OFFSET + (x))
|
||||||
|
|
||||||
|
/*
|
||||||
|
* GPIOMUX bits:
|
||||||
|
* | 31 - 24 | 23 - 16 | 15 - 8 | 7 | 6 | 5 - 0 |
|
||||||
|
* | dout | doen | din | dout rev | doen rev | gpio nr |
|
||||||
|
*
|
||||||
|
* dout: output signal
|
||||||
|
* doen: output enable signal
|
||||||
|
* din: optional input signal, 0xff = none
|
||||||
|
* dout rev: output signal reverse bit
|
||||||
|
* doen rev: output enable signal reverse bit
|
||||||
|
* gpio nr: gpio number, 0 - 63
|
||||||
|
*/
|
||||||
|
#define GPIOMUX(n, dout, doen, din) ( \
|
||||||
|
(((dout) & 0x80000000) >> (31 - 7)) | (((dout) & 0xff) << 24) | \
|
||||||
|
(((doen) & 0x80000000) >> (31 - 6)) | (((doen) & 0xff) << 16) | \
|
||||||
|
(((din) & 0xff) << 8) | \
|
||||||
|
((n) & 0x3f))
|
||||||
|
|
||||||
|
#define GPO_REVERSE 0x80000000
|
||||||
|
|
||||||
|
#define GPO_LOW 0
|
||||||
|
#define GPO_HIGH 1
|
||||||
|
#define GPO_ENABLE 0
|
||||||
|
#define GPO_DISABLE 1
|
||||||
|
#define GPO_CLK_GMAC_PAPHYREF 2
|
||||||
|
#define GPO_JTAG_TDO 3
|
||||||
|
#define GPO_JTAG_TDO_OEN 4
|
||||||
|
#define GPO_DMIC_CLK_OUT 5
|
||||||
|
#define GPO_DSP_JTDOEN_PAD 6
|
||||||
|
#define GPO_DSP_JTDO_PAD 7
|
||||||
|
#define GPO_I2C0_PAD_SCK_OE 8
|
||||||
|
#define GPO_I2C0_PAD_SCK_OEN (GPO_I2C0_PAD_SCK_OE | GPO_REVERSE)
|
||||||
|
#define GPO_I2C0_PAD_SDA_OE 9
|
||||||
|
#define GPO_I2C0_PAD_SDA_OEN (GPO_I2C0_PAD_SDA_OE | GPO_REVERSE)
|
||||||
|
#define GPO_I2C1_PAD_SCK_OE 10
|
||||||
|
#define GPO_I2C1_PAD_SCK_OEN (GPO_I2C1_PAD_SCK_OE | GPO_REVERSE)
|
||||||
|
#define GPO_I2C1_PAD_SDA_OE 11
|
||||||
|
#define GPO_I2C1_PAD_SDA_OEN (GPO_I2C1_PAD_SDA_OE | GPO_REVERSE)
|
||||||
|
#define GPO_I2C2_PAD_SCK_OE 12
|
||||||
|
#define GPO_I2C2_PAD_SCK_OEN (GPO_I2C2_PAD_SCK_OE | GPO_REVERSE)
|
||||||
|
#define GPO_I2C2_PAD_SDA_OE 13
|
||||||
|
#define GPO_I2C2_PAD_SDA_OEN (GPO_I2C2_PAD_SDA_OE | GPO_REVERSE)
|
||||||
|
#define GPO_I2C3_PAD_SCK_OE 14
|
||||||
|
#define GPO_I2C3_PAD_SCK_OEN (GPO_I2C3_PAD_SCK_OE | GPO_REVERSE)
|
||||||
|
#define GPO_I2C3_PAD_SDA_OE 15
|
||||||
|
#define GPO_I2C3_PAD_SDA_OEN (GPO_I2C3_PAD_SDA_OE | GPO_REVERSE)
|
||||||
|
#define GPO_I2SRX_BCLK_OUT 16
|
||||||
|
#define GPO_I2SRX_BCLK_OUT_OEN 17
|
||||||
|
#define GPO_I2SRX_LRCK_OUT 18
|
||||||
|
#define GPO_I2SRX_LRCK_OUT_OEN 19
|
||||||
|
#define GPO_I2SRX_MCLK_OUT 20
|
||||||
|
#define GPO_I2STX_BCLK_OUT 21
|
||||||
|
#define GPO_I2STX_BCLK_OUT_OEN 22
|
||||||
|
#define GPO_I2STX_LRCK_OUT 23
|
||||||
|
#define GPO_I2STX_LRCK_OUT_OEN 24
|
||||||
|
#define GPO_I2STX_MCLK_OUT 25
|
||||||
|
#define GPO_I2STX_SDOUT0 26
|
||||||
|
#define GPO_I2STX_SDOUT1 27
|
||||||
|
#define GPO_LCD_PAD_CSM_N 28
|
||||||
|
#define GPO_PWM_PAD_OE_N_BIT0 29
|
||||||
|
#define GPO_PWM_PAD_OE_N_BIT1 30
|
||||||
|
#define GPO_PWM_PAD_OE_N_BIT2 31
|
||||||
|
#define GPO_PWM_PAD_OE_N_BIT3 32
|
||||||
|
#define GPO_PWM_PAD_OE_N_BIT4 33
|
||||||
|
#define GPO_PWM_PAD_OE_N_BIT5 34
|
||||||
|
#define GPO_PWM_PAD_OE_N_BIT6 35
|
||||||
|
#define GPO_PWM_PAD_OE_N_BIT7 36
|
||||||
|
#define GPO_PWM_PAD_OUT_BIT0 37
|
||||||
|
#define GPO_PWM_PAD_OUT_BIT1 38
|
||||||
|
#define GPO_PWM_PAD_OUT_BIT2 39
|
||||||
|
#define GPO_PWM_PAD_OUT_BIT3 40
|
||||||
|
#define GPO_PWM_PAD_OUT_BIT4 41
|
||||||
|
#define GPO_PWM_PAD_OUT_BIT5 42
|
||||||
|
#define GPO_PWM_PAD_OUT_BIT6 43
|
||||||
|
#define GPO_PWM_PAD_OUT_BIT7 44
|
||||||
|
#define GPO_PWMDAC_LEFT_OUT 45
|
||||||
|
#define GPO_PWMDAC_RIGHT_OUT 46
|
||||||
|
#define GPO_QSPI_CSN1_OUT 47
|
||||||
|
#define GPO_QSPI_CSN2_OUT 48
|
||||||
|
#define GPO_QSPI_CSN3_OUT 49
|
||||||
|
#define GPO_REGISTER23_SCFG_CMSENSOR_RST0 50
|
||||||
|
#define GPO_REGISTER23_SCFG_CMSENSOR_RST1 51
|
||||||
|
#define GPO_REGISTER32_SCFG_GMAC_PHY_RSTN 52
|
||||||
|
#define GPO_SDIO0_PAD_CARD_POWER_EN 53
|
||||||
|
#define GPO_SDIO0_PAD_CCLK_OUT 54
|
||||||
|
#define GPO_SDIO0_PAD_CCMD_OE 55
|
||||||
|
#define GPO_SDIO0_PAD_CCMD_OEN (GPO_SDIO0_PAD_CCMD_OE | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO0_PAD_CCMD_OUT 56
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OE_BIT0 57
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OEN_BIT0 (GPO_SDIO0_PAD_CDATA_OE_BIT0 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OE_BIT1 58
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OEN_BIT1 (GPO_SDIO0_PAD_CDATA_OE_BIT1 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OE_BIT2 59
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OEN_BIT2 (GPO_SDIO0_PAD_CDATA_OE_BIT2 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OE_BIT3 60
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OEN_BIT3 (GPO_SDIO0_PAD_CDATA_OE_BIT3 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OE_BIT4 61
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OEN_BIT4 (GPO_SDIO0_PAD_CDATA_OE_BIT4 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OE_BIT5 62
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OEN_BIT5 (GPO_SDIO0_PAD_CDATA_OE_BIT5 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OE_BIT6 63
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OEN_BIT6 (GPO_SDIO0_PAD_CDATA_OE_BIT6 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OE_BIT7 64
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OEN_BIT7 (GPO_SDIO0_PAD_CDATA_OE_BIT7 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OUT_BIT0 65
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OUT_BIT1 66
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OUT_BIT2 67
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OUT_BIT3 68
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OUT_BIT4 69
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OUT_BIT5 70
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OUT_BIT6 71
|
||||||
|
#define GPO_SDIO0_PAD_CDATA_OUT_BIT7 72
|
||||||
|
#define GPO_SDIO0_PAD_RST_N 73
|
||||||
|
#define GPO_SDIO1_PAD_CARD_POWER_EN 74
|
||||||
|
#define GPO_SDIO1_PAD_CCLK_OUT 75
|
||||||
|
#define GPO_SDIO1_PAD_CCMD_OE 76
|
||||||
|
#define GPO_SDIO1_PAD_CCMD_OEN (GPO_SDIO1_PAD_CCMD_OE | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO1_PAD_CCMD_OUT 77
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OE_BIT0 78
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OEN_BIT0 (GPO_SDIO1_PAD_CDATA_OE_BIT0 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OE_BIT1 79
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OEN_BIT1 (GPO_SDIO1_PAD_CDATA_OE_BIT1 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OE_BIT2 80
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OEN_BIT2 (GPO_SDIO1_PAD_CDATA_OE_BIT2 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OE_BIT3 81
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OEN_BIT3 (GPO_SDIO1_PAD_CDATA_OE_BIT3 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OE_BIT4 82
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OEN_BIT4 (GPO_SDIO1_PAD_CDATA_OE_BIT4 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OE_BIT5 83
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OEN_BIT5 (GPO_SDIO1_PAD_CDATA_OE_BIT5 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OE_BIT6 84
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OEN_BIT6 (GPO_SDIO1_PAD_CDATA_OE_BIT6 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OE_BIT7 85
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OEN_BIT7 (GPO_SDIO1_PAD_CDATA_OE_BIT7 | GPO_REVERSE)
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OUT_BIT0 86
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OUT_BIT1 87
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OUT_BIT2 88
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OUT_BIT3 89
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OUT_BIT4 90
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OUT_BIT5 91
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OUT_BIT6 92
|
||||||
|
#define GPO_SDIO1_PAD_CDATA_OUT_BIT7 93
|
||||||
|
#define GPO_SDIO1_PAD_RST_N 94
|
||||||
|
#define GPO_SPDIF_TX_SDOUT 95
|
||||||
|
#define GPO_SPDIF_TX_SDOUT_OEN 96
|
||||||
|
#define GPO_SPI0_PAD_OE_N 97
|
||||||
|
#define GPO_SPI0_PAD_SCK_OUT 98
|
||||||
|
#define GPO_SPI0_PAD_SS_0_N 99
|
||||||
|
#define GPO_SPI0_PAD_SS_1_N 100
|
||||||
|
#define GPO_SPI0_PAD_TXD 101
|
||||||
|
#define GPO_SPI1_PAD_OE_N 102
|
||||||
|
#define GPO_SPI1_PAD_SCK_OUT 103
|
||||||
|
#define GPO_SPI1_PAD_SS_0_N 104
|
||||||
|
#define GPO_SPI1_PAD_SS_1_N 105
|
||||||
|
#define GPO_SPI1_PAD_TXD 106
|
||||||
|
#define GPO_SPI2_PAD_OE_N 107
|
||||||
|
#define GPO_SPI2_PAD_SCK_OUT 108
|
||||||
|
#define GPO_SPI2_PAD_SS_0_N 109
|
||||||
|
#define GPO_SPI2_PAD_SS_1_N 110
|
||||||
|
#define GPO_SPI2_PAD_TXD 111
|
||||||
|
#define GPO_SPI2AHB_PAD_OE_N_BIT0 112
|
||||||
|
#define GPO_SPI2AHB_PAD_OE_N_BIT1 113
|
||||||
|
#define GPO_SPI2AHB_PAD_OE_N_BIT2 114
|
||||||
|
#define GPO_SPI2AHB_PAD_OE_N_BIT3 115
|
||||||
|
#define GPO_SPI2AHB_PAD_TXD_BIT0 116
|
||||||
|
#define GPO_SPI2AHB_PAD_TXD_BIT1 117
|
||||||
|
#define GPO_SPI2AHB_PAD_TXD_BIT2 118
|
||||||
|
#define GPO_SPI2AHB_PAD_TXD_BIT3 119
|
||||||
|
#define GPO_SPI3_PAD_OE_N 120
|
||||||
|
#define GPO_SPI3_PAD_SCK_OUT 121
|
||||||
|
#define GPO_SPI3_PAD_SS_0_N 122
|
||||||
|
#define GPO_SPI3_PAD_SS_1_N 123
|
||||||
|
#define GPO_SPI3_PAD_TXD 124
|
||||||
|
#define GPO_UART0_PAD_DTRN 125
|
||||||
|
#define GPO_UART0_PAD_RTSN 126
|
||||||
|
#define GPO_UART0_PAD_SOUT 127
|
||||||
|
#define GPO_UART1_PAD_SOUT 128
|
||||||
|
#define GPO_UART2_PAD_DTR_N 129
|
||||||
|
#define GPO_UART2_PAD_RTS_N 130
|
||||||
|
#define GPO_UART2_PAD_SOUT 131
|
||||||
|
#define GPO_UART3_PAD_SOUT 132
|
||||||
|
#define GPO_USB_DRV_BUS 133
|
||||||
|
|
||||||
|
#define GPI_CPU_JTAG_TCK 0
|
||||||
|
#define GPI_CPU_JTAG_TDI 1
|
||||||
|
#define GPI_CPU_JTAG_TMS 2
|
||||||
|
#define GPI_CPU_JTAG_TRST 3
|
||||||
|
#define GPI_DMIC_SDIN_BIT0 4
|
||||||
|
#define GPI_DMIC_SDIN_BIT1 5
|
||||||
|
#define GPI_DSP_JTCK_PAD 6
|
||||||
|
#define GPI_DSP_JTDI_PAD 7
|
||||||
|
#define GPI_DSP_JTMS_PAD 8
|
||||||
|
#define GPI_DSP_TRST_PAD 9
|
||||||
|
#define GPI_I2C0_PAD_SCK_IN 10
|
||||||
|
#define GPI_I2C0_PAD_SDA_IN 11
|
||||||
|
#define GPI_I2C1_PAD_SCK_IN 12
|
||||||
|
#define GPI_I2C1_PAD_SDA_IN 13
|
||||||
|
#define GPI_I2C2_PAD_SCK_IN 14
|
||||||
|
#define GPI_I2C2_PAD_SDA_IN 15
|
||||||
|
#define GPI_I2C3_PAD_SCK_IN 16
|
||||||
|
#define GPI_I2C3_PAD_SDA_IN 17
|
||||||
|
#define GPI_I2SRX_BCLK_IN 18
|
||||||
|
#define GPI_I2SRX_LRCK_IN 19
|
||||||
|
#define GPI_I2SRX_SDIN_BIT0 20
|
||||||
|
#define GPI_I2SRX_SDIN_BIT1 21
|
||||||
|
#define GPI_I2SRX_SDIN_BIT2 22
|
||||||
|
#define GPI_I2STX_BCLK_IN 23
|
||||||
|
#define GPI_I2STX_LRCK_IN 24
|
||||||
|
#define GPI_SDIO0_PAD_CARD_DETECT_N 25
|
||||||
|
#define GPI_SDIO0_PAD_CARD_WRITE_PRT 26
|
||||||
|
#define GPI_SDIO0_PAD_CCMD_IN 27
|
||||||
|
#define GPI_SDIO0_PAD_CDATA_IN_BIT0 28
|
||||||
|
#define GPI_SDIO0_PAD_CDATA_IN_BIT1 29
|
||||||
|
#define GPI_SDIO0_PAD_CDATA_IN_BIT2 30
|
||||||
|
#define GPI_SDIO0_PAD_CDATA_IN_BIT3 31
|
||||||
|
#define GPI_SDIO0_PAD_CDATA_IN_BIT4 32
|
||||||
|
#define GPI_SDIO0_PAD_CDATA_IN_BIT5 33
|
||||||
|
#define GPI_SDIO0_PAD_CDATA_IN_BIT6 34
|
||||||
|
#define GPI_SDIO0_PAD_CDATA_IN_BIT7 35
|
||||||
|
#define GPI_SDIO1_PAD_CARD_DETECT_N 36
|
||||||
|
#define GPI_SDIO1_PAD_CARD_WRITE_PRT 37
|
||||||
|
#define GPI_SDIO1_PAD_CCMD_IN 38
|
||||||
|
#define GPI_SDIO1_PAD_CDATA_IN_BIT0 39
|
||||||
|
#define GPI_SDIO1_PAD_CDATA_IN_BIT1 40
|
||||||
|
#define GPI_SDIO1_PAD_CDATA_IN_BIT2 41
|
||||||
|
#define GPI_SDIO1_PAD_CDATA_IN_BIT3 42
|
||||||
|
#define GPI_SDIO1_PAD_CDATA_IN_BIT4 43
|
||||||
|
#define GPI_SDIO1_PAD_CDATA_IN_BIT5 44
|
||||||
|
#define GPI_SDIO1_PAD_CDATA_IN_BIT6 45
|
||||||
|
#define GPI_SDIO1_PAD_CDATA_IN_BIT7 46
|
||||||
|
#define GPI_SPDIF_RX_SDIN 47
|
||||||
|
#define GPI_SPI0_PAD_RXD 48
|
||||||
|
#define GPI_SPI0_PAD_SS_IN_N 49
|
||||||
|
#define GPI_SPI1_PAD_RXD 50
|
||||||
|
#define GPI_SPI1_PAD_SS_IN_N 51
|
||||||
|
#define GPI_SPI2_PAD_RXD 52
|
||||||
|
#define GPI_SPI2_PAD_SS_IN_N 53
|
||||||
|
#define GPI_SPI2AHB_PAD_RXD_BIT0 54
|
||||||
|
#define GPI_SPI2AHB_PAD_RXD_BIT1 55
|
||||||
|
#define GPI_SPI2AHB_PAD_RXD_BIT2 56
|
||||||
|
#define GPI_SPI2AHB_PAD_RXD_BIT3 57
|
||||||
|
#define GPI_SPI2AHB_PAD_SS_N 58
|
||||||
|
#define GPI_SPI2AHB_SLV_SCLKIN 59
|
||||||
|
#define GPI_SPI3_PAD_RXD 60
|
||||||
|
#define GPI_SPI3_PAD_SS_IN_N 61
|
||||||
|
#define GPI_UART0_PAD_CTSN 62
|
||||||
|
#define GPI_UART0_PAD_DCDN 63
|
||||||
|
#define GPI_UART0_PAD_DSRN 64
|
||||||
|
#define GPI_UART0_PAD_RIN 65
|
||||||
|
#define GPI_UART0_PAD_SIN 66
|
||||||
|
#define GPI_UART1_PAD_SIN 67
|
||||||
|
#define GPI_UART2_PAD_CTS_N 68
|
||||||
|
#define GPI_UART2_PAD_DCD_N 69
|
||||||
|
#define GPI_UART2_PAD_DSR_N 70
|
||||||
|
#define GPI_UART2_PAD_RI_N 71
|
||||||
|
#define GPI_UART2_PAD_SIN 72
|
||||||
|
#define GPI_UART3_PAD_SIN 73
|
||||||
|
#define GPI_USB_OVER_CURRENT 74
|
||||||
|
|
||||||
|
#define GPI_NONE 0xff
|
||||||
|
|
||||||
|
#endif /* __DT_BINDINGS_PINCTRL_STARFIVE_H__ */
|
||||||
126
include/dt-bindings/reset/starfive-jh7100.h
Normal file
126
include/dt-bindings/reset/starfive-jh7100.h
Normal file
@ -0,0 +1,126 @@
|
|||||||
|
/* SPDX-License-Identifier: GPL-2.0 OR MIT */
|
||||||
|
/*
|
||||||
|
* Copyright (C) 2021 Ahmad Fatoum, Pengutronix
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef __DT_BINDINGS_RESET_STARFIVE_JH7100_H__
|
||||||
|
#define __DT_BINDINGS_RESET_STARFIVE_JH7100_H__
|
||||||
|
|
||||||
|
#define JH7100_RSTN_DOM3AHB_BUS 0
|
||||||
|
#define JH7100_RSTN_DOM7AHB_BUS 1
|
||||||
|
#define JH7100_RST_U74 2
|
||||||
|
#define JH7100_RSTN_U74_AXI 3
|
||||||
|
#define JH7100_RSTN_SGDMA2P_AHB 4
|
||||||
|
#define JH7100_RSTN_SGDMA2P_AXI 5
|
||||||
|
#define JH7100_RSTN_DMA2PNOC_AXI 6
|
||||||
|
#define JH7100_RSTN_DLA_AXI 7
|
||||||
|
#define JH7100_RSTN_DLANOC_AXI 8
|
||||||
|
#define JH7100_RSTN_DLA_APB 9
|
||||||
|
#define JH7100_RST_VP6_DRESET 10
|
||||||
|
#define JH7100_RST_VP6_BRESET 11
|
||||||
|
#define JH7100_RSTN_VP6_AXI 12
|
||||||
|
#define JH7100_RSTN_VDECBRG_MAIN 13
|
||||||
|
#define JH7100_RSTN_VDEC_AXI 14
|
||||||
|
#define JH7100_RSTN_VDEC_BCLK 15
|
||||||
|
#define JH7100_RSTN_VDEC_CCLK 16
|
||||||
|
#define JH7100_RSTN_VDEC_APB 17
|
||||||
|
#define JH7100_RSTN_JPEG_AXI 18
|
||||||
|
#define JH7100_RSTN_JPEG_CCLK 19
|
||||||
|
#define JH7100_RSTN_JPEG_APB 20
|
||||||
|
#define JH7100_RSTN_JPCGC300_MAIN 21
|
||||||
|
#define JH7100_RSTN_GC300_2X 22
|
||||||
|
#define JH7100_RSTN_GC300_AXI 23
|
||||||
|
#define JH7100_RSTN_GC300_AHB 24
|
||||||
|
#define JH7100_RSTN_VENC_AXI 25
|
||||||
|
#define JH7100_RSTN_VENCBRG_MAIN 26
|
||||||
|
#define JH7100_RSTN_VENC_BCLK 27
|
||||||
|
#define JH7100_RSTN_VENC_CCLK 28
|
||||||
|
#define JH7100_RSTN_VENC_APB 29
|
||||||
|
#define JH7100_RSTN_DDRPHY_APB 30
|
||||||
|
#define JH7100_RSTN_NOC_ROB 31
|
||||||
|
#define JH7100_RSTN_NOC_COG 32
|
||||||
|
#define JH7100_RSTN_HIFI4_AXI 33
|
||||||
|
#define JH7100_RSTN_HIFI4NOC_AXI 34
|
||||||
|
#define JH7100_RST_HIFI4_DRESET 35
|
||||||
|
#define JH7100_RST_HIFI4_BRESET 36
|
||||||
|
#define JH7100_RSTN_USB_AXI 37
|
||||||
|
#define JH7100_RSTN_USBNOC_AXI 38
|
||||||
|
#define JH7100_RSTN_SGDMA1P_AXI 39
|
||||||
|
#define JH7100_RSTN_DMA1P_AXI 40
|
||||||
|
#define JH7100_RSTN_X2C_AXI 41
|
||||||
|
#define JH7100_RSTN_NNE_AHB 42
|
||||||
|
#define JH7100_RSTN_NNE_AXI 43
|
||||||
|
#define JH7100_RSTN_NNENOC_AXI 44
|
||||||
|
#define JH7100_RSTN_DLASLV_AXI 45
|
||||||
|
#define JH7100_RSTN_DSPX2C_AXI 46
|
||||||
|
#define JH7100_RSTN_VIN_SRC 47
|
||||||
|
#define JH7100_RSTN_ISPSLV_AXI 48
|
||||||
|
#define JH7100_RSTN_VIN_AXI 49
|
||||||
|
#define JH7100_RSTN_VINNOC_AXI 50
|
||||||
|
#define JH7100_RSTN_ISP0_AXI 51
|
||||||
|
#define JH7100_RSTN_ISP0NOC_AXI 52
|
||||||
|
#define JH7100_RSTN_ISP1_AXI 53
|
||||||
|
#define JH7100_RSTN_ISP1NOC_AXI 54
|
||||||
|
#define JH7100_RSTN_VOUT_SRC 55
|
||||||
|
#define JH7100_RSTN_DISP_AXI 56
|
||||||
|
#define JH7100_RSTN_DISPNOC_AXI 57
|
||||||
|
#define JH7100_RSTN_SDIO0_AHB 58
|
||||||
|
#define JH7100_RSTN_SDIO1_AHB 59
|
||||||
|
#define JH7100_RSTN_GMAC_AHB 60
|
||||||
|
#define JH7100_RSTN_SPI2AHB_AHB 61
|
||||||
|
#define JH7100_RSTN_SPI2AHB_CORE 62
|
||||||
|
#define JH7100_RSTN_EZMASTER_AHB 63
|
||||||
|
#define JH7100_RST_E24 64
|
||||||
|
#define JH7100_RSTN_QSPI_AHB 65
|
||||||
|
#define JH7100_RSTN_QSPI_CORE 66
|
||||||
|
#define JH7100_RSTN_QSPI_APB 67
|
||||||
|
#define JH7100_RSTN_SEC_AHB 68
|
||||||
|
#define JH7100_RSTN_AES 69
|
||||||
|
#define JH7100_RSTN_PKA 70
|
||||||
|
#define JH7100_RSTN_SHA 71
|
||||||
|
#define JH7100_RSTN_TRNG_APB 72
|
||||||
|
#define JH7100_RSTN_OTP_APB 73
|
||||||
|
#define JH7100_RSTN_UART0_APB 74
|
||||||
|
#define JH7100_RSTN_UART0_CORE 75
|
||||||
|
#define JH7100_RSTN_UART1_APB 76
|
||||||
|
#define JH7100_RSTN_UART1_CORE 77
|
||||||
|
#define JH7100_RSTN_SPI0_APB 78
|
||||||
|
#define JH7100_RSTN_SPI0_CORE 79
|
||||||
|
#define JH7100_RSTN_SPI1_APB 80
|
||||||
|
#define JH7100_RSTN_SPI1_CORE 81
|
||||||
|
#define JH7100_RSTN_I2C0_APB 82
|
||||||
|
#define JH7100_RSTN_I2C0_CORE 83
|
||||||
|
#define JH7100_RSTN_I2C1_APB 84
|
||||||
|
#define JH7100_RSTN_I2C1_CORE 85
|
||||||
|
#define JH7100_RSTN_GPIO_APB 86
|
||||||
|
#define JH7100_RSTN_UART2_APB 87
|
||||||
|
#define JH7100_RSTN_UART2_CORE 88
|
||||||
|
#define JH7100_RSTN_UART3_APB 89
|
||||||
|
#define JH7100_RSTN_UART3_CORE 90
|
||||||
|
#define JH7100_RSTN_SPI2_APB 91
|
||||||
|
#define JH7100_RSTN_SPI2_CORE 92
|
||||||
|
#define JH7100_RSTN_SPI3_APB 93
|
||||||
|
#define JH7100_RSTN_SPI3_CORE 94
|
||||||
|
#define JH7100_RSTN_I2C2_APB 95
|
||||||
|
#define JH7100_RSTN_I2C2_CORE 96
|
||||||
|
#define JH7100_RSTN_I2C3_APB 97
|
||||||
|
#define JH7100_RSTN_I2C3_CORE 98
|
||||||
|
#define JH7100_RSTN_WDTIMER_APB 99
|
||||||
|
#define JH7100_RSTN_WDT 100
|
||||||
|
#define JH7100_RSTN_TIMER0 101
|
||||||
|
#define JH7100_RSTN_TIMER1 102
|
||||||
|
#define JH7100_RSTN_TIMER2 103
|
||||||
|
#define JH7100_RSTN_TIMER3 104
|
||||||
|
#define JH7100_RSTN_TIMER4 105
|
||||||
|
#define JH7100_RSTN_TIMER5 106
|
||||||
|
#define JH7100_RSTN_TIMER6 107
|
||||||
|
#define JH7100_RSTN_VP6INTC_APB 108
|
||||||
|
#define JH7100_RSTN_PWM_APB 109
|
||||||
|
#define JH7100_RSTN_MSI_APB 110
|
||||||
|
#define JH7100_RSTN_TEMP_APB 111
|
||||||
|
#define JH7100_RSTN_TEMP_SENSE 112
|
||||||
|
#define JH7100_RSTN_SYSERR_APB 113
|
||||||
|
|
||||||
|
#define JH7100_RSTN_END 114
|
||||||
|
|
||||||
|
#endif /* __DT_BINDINGS_RESET_STARFIVE_JH7100_H__ */
|
||||||
Loading…
Reference in New Issue
Block a user