staging: greybus: add extra space around OR operator
Add extra spaces around the OR operator. Reported by checkpatch. Signed-off-by: Ioannis Valasakis <code@wizofe.uk> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
parent
fcb733b546
commit
aec08dd489
@ -866,10 +866,10 @@ struct gb_pwm_disable_request {
|
||||
/* Should match up with modes in linux/spi/spi.h */
|
||||
#define GB_SPI_MODE_CPHA 0x01 /* clock phase */
|
||||
#define GB_SPI_MODE_CPOL 0x02 /* clock polarity */
|
||||
#define GB_SPI_MODE_MODE_0 (0|0) /* (original MicroWire) */
|
||||
#define GB_SPI_MODE_MODE_1 (0|GB_SPI_MODE_CPHA)
|
||||
#define GB_SPI_MODE_MODE_2 (GB_SPI_MODE_CPOL|0)
|
||||
#define GB_SPI_MODE_MODE_3 (GB_SPI_MODE_CPOL|GB_SPI_MODE_CPHA)
|
||||
#define GB_SPI_MODE_MODE_0 (0 | 0) /* (original MicroWire) */
|
||||
#define GB_SPI_MODE_MODE_1 (0 | GB_SPI_MODE_CPHA)
|
||||
#define GB_SPI_MODE_MODE_2 (GB_SPI_MODE_CPOL | 0)
|
||||
#define GB_SPI_MODE_MODE_3 (GB_SPI_MODE_CPOL | GB_SPI_MODE_CPHA)
|
||||
#define GB_SPI_MODE_CS_HIGH 0x04 /* chipselect active high? */
|
||||
#define GB_SPI_MODE_LSB_FIRST 0x08 /* per-word bits-on-wire */
|
||||
#define GB_SPI_MODE_3WIRE 0x10 /* SI/SO signals shared */
|
||||
|
Loading…
Reference in New Issue
Block a user