drm/amdgpu: add system interrupt register offset header
Add new register offset for enabling system interrupt. Signed-off-by: Boyuan Zhang <boyuan.zhang@amd.com> Acked-by: Leo Liu <leo.liu at amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
eb4f699920
commit
8709890892
@ -307,6 +307,8 @@
|
||||
#define mmUVD_LMI_CTRL2_BASE_IDX 1
|
||||
#define mmUVD_MASTINT_EN 0x0540
|
||||
#define mmUVD_MASTINT_EN_BASE_IDX 1
|
||||
#define mmUVD_SYS_INT_EN 0x0541
|
||||
#define mmUVD_SYS_INT_EN_BASE_IDX 1
|
||||
#define mmJPEG_CGC_CTRL 0x0565
|
||||
#define mmJPEG_CGC_CTRL_BASE_IDX 1
|
||||
#define mmUVD_LMI_CTRL 0x0566
|
||||
|
Loading…
Reference in New Issue
Block a user