drm/nve0/fifo: initial implementation
Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
This commit is contained in:
Ben Skeggs
parent
d0f3c7e41d
commit
5132f37700
@ -17,6 +17,7 @@ nouveau-y := nouveau_drv.o nouveau_state.o nouveau_channel.o nouveau_mem.o \
|
||||
nv04_fb.o nv10_fb.o nv20_fb.o nv30_fb.o nv40_fb.o \
|
||||
nv50_fb.o nvc0_fb.o \
|
||||
nv04_fifo.o nv10_fifo.o nv40_fifo.o nv50_fifo.o nvc0_fifo.o \
|
||||
nve0_fifo.o \
|
||||
nv04_graph.o nv10_graph.o nv20_graph.o \
|
||||
nv40_graph.o nv50_graph.o nvc0_graph.o \
|
||||
nv40_grctx.o nv50_grctx.o nvc0_grctx.o \
|
||||
|
||||
@ -70,7 +70,7 @@ struct nouveau_mem;
|
||||
|
||||
#define MAX_NUM_DCB_ENTRIES 16
|
||||
|
||||
#define NOUVEAU_MAX_CHANNEL_NR 128
|
||||
#define NOUVEAU_MAX_CHANNEL_NR 4096
|
||||
#define NOUVEAU_MAX_TILE_NR 15
|
||||
|
||||
struct nouveau_mem {
|
||||
@ -1260,6 +1260,14 @@ extern void nvc0_fifo_destroy_context(struct nouveau_channel *);
|
||||
extern int nvc0_fifo_load_context(struct nouveau_channel *);
|
||||
extern int nvc0_fifo_unload_context(struct drm_device *);
|
||||
|
||||
/* nve0_fifo.c */
|
||||
extern int nve0_fifo_init(struct drm_device *);
|
||||
extern void nve0_fifo_takedown(struct drm_device *);
|
||||
extern int nve0_fifo_channel_id(struct drm_device *);
|
||||
extern int nve0_fifo_create_context(struct nouveau_channel *);
|
||||
extern void nve0_fifo_destroy_context(struct nouveau_channel *);
|
||||
extern int nve0_fifo_unload_context(struct drm_device *);
|
||||
|
||||
/* nv04_graph.c */
|
||||
extern int nv04_graph_create(struct drm_device *);
|
||||
extern int nv04_graph_object_new(struct nouveau_channel *, int, u32, u16);
|
||||
|
||||
@ -496,13 +496,17 @@ static int nouveau_init_engine_ptrs(struct drm_device *dev)
|
||||
engine->timer.takedown = nv04_timer_takedown;
|
||||
engine->fb.init = nvc0_fb_init;
|
||||
engine->fb.takedown = nvc0_fb_takedown;
|
||||
engine->fifo.channels = 0;
|
||||
engine->fifo.init = nouveau_stub_init;
|
||||
engine->fifo.takedown = nouveau_stub_takedown;
|
||||
engine->fifo.channels = 4096;
|
||||
engine->fifo.init = nve0_fifo_init;
|
||||
engine->fifo.takedown = nve0_fifo_takedown;
|
||||
engine->fifo.disable = nvc0_fifo_disable;
|
||||
engine->fifo.enable = nvc0_fifo_enable;
|
||||
engine->fifo.reassign = nvc0_fifo_reassign;
|
||||
engine->fifo.unload_context = nouveau_stub_init;
|
||||
engine->fifo.channel_id = nve0_fifo_channel_id;
|
||||
engine->fifo.create_context = nve0_fifo_create_context;
|
||||
engine->fifo.destroy_context = nve0_fifo_destroy_context;
|
||||
engine->fifo.load_context = nvc0_fifo_load_context;
|
||||
engine->fifo.unload_context = nve0_fifo_unload_context;
|
||||
engine->display.early_init = nouveau_stub_init;
|
||||
engine->display.late_takedown = nouveau_stub_takedown;
|
||||
engine->display.create = nvd0_display_create;
|
||||
|
||||
459
drivers/gpu/drm/nouveau/nve0_fifo.c
Normal file
459
drivers/gpu/drm/nouveau/nve0_fifo.c
Normal file
@ -0,0 +1,459 @@
|
||||
/*
|
||||
* Copyright 2010 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include "drmP.h"
|
||||
|
||||
#include "nouveau_drv.h"
|
||||
#include "nouveau_mm.h"
|
||||
|
||||
#define NVE0_FIFO_ENGINE_NUM 32
|
||||
|
||||
static void nve0_fifo_isr(struct drm_device *);
|
||||
|
||||
struct nve0_fifo_engine {
|
||||
struct nouveau_gpuobj *playlist[2];
|
||||
int cur_playlist;
|
||||
};
|
||||
|
||||
struct nve0_fifo_priv {
|
||||
struct nve0_fifo_engine engine[NVE0_FIFO_ENGINE_NUM];
|
||||
struct {
|
||||
struct nouveau_gpuobj *mem;
|
||||
struct nouveau_vma bar;
|
||||
} user;
|
||||
int spoon_nr;
|
||||
};
|
||||
|
||||
struct nve0_fifo_chan {
|
||||
struct nouveau_gpuobj *ramfc;
|
||||
u32 engine;
|
||||
};
|
||||
|
||||
static void
|
||||
nve0_fifo_playlist_update(struct drm_device *dev, u32 engine)
|
||||
{
|
||||
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
||||
struct nouveau_instmem_engine *pinstmem = &dev_priv->engine.instmem;
|
||||
struct nouveau_fifo_engine *pfifo = &dev_priv->engine.fifo;
|
||||
struct nve0_fifo_priv *priv = pfifo->priv;
|
||||
struct nve0_fifo_engine *peng = &priv->engine[engine];
|
||||
struct nouveau_gpuobj *cur;
|
||||
u32 match = (engine << 16) | 0x00000001;
|
||||
int ret, i, p;
|
||||
|
||||
cur = peng->playlist[peng->cur_playlist];
|
||||
if (unlikely(cur == NULL)) {
|
||||
ret = nouveau_gpuobj_new(dev, NULL, 0x8000, 0x1000, 0, &cur);
|
||||
if (ret) {
|
||||
NV_ERROR(dev, "PFIFO: playlist alloc failed\n");
|
||||
return;
|
||||
}
|
||||
|
||||
peng->playlist[peng->cur_playlist] = cur;
|
||||
}
|
||||
|
||||
peng->cur_playlist = !peng->cur_playlist;
|
||||
|
||||
for (i = 0, p = 0; i < pfifo->channels; i++) {
|
||||
u32 ctrl = nv_rd32(dev, 0x800004 + (i * 8)) & 0x001f0001;
|
||||
if (ctrl != match)
|
||||
continue;
|
||||
nv_wo32(cur, p + 0, i);
|
||||
nv_wo32(cur, p + 4, 0x00000000);
|
||||
p += 8;
|
||||
}
|
||||
pinstmem->flush(dev);
|
||||
|
||||
nv_wr32(dev, 0x002270, cur->vinst >> 12);
|
||||
nv_wr32(dev, 0x002274, (engine << 20) | (p >> 3));
|
||||
if (!nv_wait(dev, 0x002284 + (engine * 4), 0x00100000, 0x00000000))
|
||||
NV_ERROR(dev, "PFIFO: playlist %d update timeout\n", engine);
|
||||
}
|
||||
|
||||
int
|
||||
nve0_fifo_channel_id(struct drm_device *dev)
|
||||
{
|
||||
return 4095;
|
||||
}
|
||||
|
||||
int
|
||||
nve0_fifo_create_context(struct nouveau_channel *chan)
|
||||
{
|
||||
struct drm_device *dev = chan->dev;
|
||||
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
||||
struct nouveau_instmem_engine *pinstmem = &dev_priv->engine.instmem;
|
||||
struct nouveau_fifo_engine *pfifo = &dev_priv->engine.fifo;
|
||||
struct nve0_fifo_priv *priv = pfifo->priv;
|
||||
struct nve0_fifo_chan *fifoch;
|
||||
u64 usermem = priv->user.mem->vinst + chan->id * 512;
|
||||
u64 ib_virt = chan->pushbuf_base + chan->dma.ib_base * 4;
|
||||
int ret;
|
||||
|
||||
chan->fifo_priv = kzalloc(sizeof(*fifoch), GFP_KERNEL);
|
||||
if (!chan->fifo_priv)
|
||||
return -ENOMEM;
|
||||
fifoch = chan->fifo_priv;
|
||||
fifoch->engine = 0; /* PGRAPH */
|
||||
|
||||
/* allocate vram for control regs, map into polling area */
|
||||
chan->user = ioremap_wc(pci_resource_start(dev->pdev, 1) +
|
||||
priv->user.bar.offset + (chan->id * 512), 512);
|
||||
if (!chan->user) {
|
||||
ret = -ENOMEM;
|
||||
goto error;
|
||||
}
|
||||
|
||||
/* ramfc */
|
||||
ret = nouveau_gpuobj_new_fake(dev, chan->ramin->pinst,
|
||||
chan->ramin->vinst, 0x100,
|
||||
NVOBJ_FLAG_ZERO_ALLOC, &fifoch->ramfc);
|
||||
if (ret)
|
||||
goto error;
|
||||
|
||||
nv_wo32(fifoch->ramfc, 0x08, lower_32_bits(usermem));
|
||||
nv_wo32(fifoch->ramfc, 0x0c, upper_32_bits(usermem));
|
||||
nv_wo32(fifoch->ramfc, 0x10, 0x0000face);
|
||||
nv_wo32(fifoch->ramfc, 0x30, 0xfffff902);
|
||||
nv_wo32(fifoch->ramfc, 0x48, lower_32_bits(ib_virt));
|
||||
nv_wo32(fifoch->ramfc, 0x4c, drm_order(chan->dma.ib_max + 1) << 16 |
|
||||
upper_32_bits(ib_virt));
|
||||
nv_wo32(fifoch->ramfc, 0x84, 0x20400000);
|
||||
nv_wo32(fifoch->ramfc, 0x94, 0x30000001);
|
||||
nv_wo32(fifoch->ramfc, 0x9c, 0x00000100);
|
||||
nv_wo32(fifoch->ramfc, 0xac, 0x0000001f);
|
||||
nv_wo32(fifoch->ramfc, 0xe4, 0x00000000);
|
||||
nv_wo32(fifoch->ramfc, 0xe8, chan->id);
|
||||
nv_wo32(fifoch->ramfc, 0xf8, 0x10003080); /* 0x002310 */
|
||||
nv_wo32(fifoch->ramfc, 0xfc, 0x10000010); /* 0x002350 */
|
||||
pinstmem->flush(dev);
|
||||
|
||||
nv_wr32(dev, 0x800000 + (chan->id * 8), 0x80000000 |
|
||||
(chan->ramin->vinst >> 12));
|
||||
nv_mask(dev, 0x800004 + (chan->id * 8), 0x00000400, 0x00000400);
|
||||
nve0_fifo_playlist_update(dev, fifoch->engine);
|
||||
nv_mask(dev, 0x800004 + (chan->id * 8), 0x00000400, 0x00000400);
|
||||
return 0;
|
||||
|
||||
error:
|
||||
pfifo->destroy_context(chan);
|
||||
return ret;
|
||||
}
|
||||
|
||||
void
|
||||
nve0_fifo_destroy_context(struct nouveau_channel *chan)
|
||||
{
|
||||
struct nve0_fifo_chan *fifoch = chan->fifo_priv;
|
||||
struct drm_device *dev = chan->dev;
|
||||
|
||||
if (!fifoch)
|
||||
return;
|
||||
|
||||
nv_mask(dev, 0x800004 + (chan->id * 8), 0x00000800, 0x00000800);
|
||||
nv_wr32(dev, 0x002634, chan->id);
|
||||
if (!nv_wait(dev, 0x0002634, 0xffffffff, chan->id))
|
||||
NV_WARN(dev, "0x2634 != chid: 0x%08x\n", nv_rd32(dev, 0x2634));
|
||||
nve0_fifo_playlist_update(dev, fifoch->engine);
|
||||
nv_wr32(dev, 0x800000 + (chan->id * 8), 0x00000000);
|
||||
|
||||
if (chan->user) {
|
||||
iounmap(chan->user);
|
||||
chan->user = NULL;
|
||||
}
|
||||
|
||||
nouveau_gpuobj_ref(NULL, &fifoch->ramfc);
|
||||
chan->fifo_priv = NULL;
|
||||
kfree(fifoch);
|
||||
}
|
||||
|
||||
int
|
||||
nve0_fifo_load_context(struct nouveau_channel *chan)
|
||||
{
|
||||
return 0;
|
||||
}
|
||||
|
||||
int
|
||||
nve0_fifo_unload_context(struct drm_device *dev)
|
||||
{
|
||||
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
||||
struct nouveau_fifo_engine *pfifo = &dev_priv->engine.fifo;
|
||||
int i;
|
||||
|
||||
for (i = 0; i < pfifo->channels; i++) {
|
||||
if (!(nv_rd32(dev, 0x800004 + (i * 8)) & 1))
|
||||
continue;
|
||||
|
||||
nv_mask(dev, 0x800004 + (i * 8), 0x00000800, 0x00000800);
|
||||
nv_wr32(dev, 0x002634, i);
|
||||
if (!nv_wait(dev, 0x002634, 0xffffffff, i)) {
|
||||
NV_INFO(dev, "PFIFO: kick ch %d failed: 0x%08x\n",
|
||||
i, nv_rd32(dev, 0x002634));
|
||||
return -EBUSY;
|
||||
}
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
nve0_fifo_destroy(struct drm_device *dev)
|
||||
{
|
||||
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
||||
struct nouveau_fifo_engine *pfifo = &dev_priv->engine.fifo;
|
||||
struct nve0_fifo_priv *priv;
|
||||
int i;
|
||||
|
||||
priv = pfifo->priv;
|
||||
if (!priv)
|
||||
return;
|
||||
|
||||
nouveau_vm_put(&priv->user.bar);
|
||||
nouveau_gpuobj_ref(NULL, &priv->user.mem);
|
||||
|
||||
for (i = 0; i < NVE0_FIFO_ENGINE_NUM; i++) {
|
||||
nouveau_gpuobj_ref(NULL, &priv->engine[i].playlist[0]);
|
||||
nouveau_gpuobj_ref(NULL, &priv->engine[i].playlist[1]);
|
||||
}
|
||||
kfree(priv);
|
||||
}
|
||||
|
||||
void
|
||||
nve0_fifo_takedown(struct drm_device *dev)
|
||||
{
|
||||
nv_wr32(dev, 0x002140, 0x00000000);
|
||||
nve0_fifo_destroy(dev);
|
||||
}
|
||||
|
||||
static int
|
||||
nve0_fifo_create(struct drm_device *dev)
|
||||
{
|
||||
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
||||
struct nouveau_fifo_engine *pfifo = &dev_priv->engine.fifo;
|
||||
struct nve0_fifo_priv *priv;
|
||||
int ret;
|
||||
|
||||
priv = kzalloc(sizeof(*priv), GFP_KERNEL);
|
||||
if (!priv)
|
||||
return -ENOMEM;
|
||||
pfifo->priv = priv;
|
||||
|
||||
ret = nouveau_gpuobj_new(dev, NULL, pfifo->channels * 512, 0x1000,
|
||||
NVOBJ_FLAG_ZERO_ALLOC, &priv->user.mem);
|
||||
if (ret)
|
||||
goto error;
|
||||
|
||||
ret = nouveau_vm_get(dev_priv->bar1_vm, priv->user.mem->size,
|
||||
12, NV_MEM_ACCESS_RW, &priv->user.bar);
|
||||
if (ret)
|
||||
goto error;
|
||||
|
||||
nouveau_vm_map(&priv->user.bar, *(struct nouveau_mem **)priv->user.mem->node);
|
||||
|
||||
nouveau_irq_register(dev, 8, nve0_fifo_isr);
|
||||
return 0;
|
||||
|
||||
error:
|
||||
nve0_fifo_destroy(dev);
|
||||
return ret;
|
||||
}
|
||||
|
||||
int
|
||||
nve0_fifo_init(struct drm_device *dev)
|
||||
{
|
||||
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
||||
struct nouveau_fifo_engine *pfifo = &dev_priv->engine.fifo;
|
||||
struct nouveau_channel *chan;
|
||||
struct nve0_fifo_chan *fifoch;
|
||||
struct nve0_fifo_priv *priv;
|
||||
int ret, i;
|
||||
|
||||
if (!pfifo->priv) {
|
||||
ret = nve0_fifo_create(dev);
|
||||
if (ret)
|
||||
return ret;
|
||||
}
|
||||
priv = pfifo->priv;
|
||||
|
||||
/* reset PFIFO, enable all available PSUBFIFO areas */
|
||||
nv_mask(dev, 0x000200, 0x00000100, 0x00000000);
|
||||
nv_mask(dev, 0x000200, 0x00000100, 0x00000100);
|
||||
nv_wr32(dev, 0x000204, 0xffffffff);
|
||||
|
||||
priv->spoon_nr = hweight32(nv_rd32(dev, 0x000204));
|
||||
NV_DEBUG(dev, "PFIFO: %d subfifo(s)\n", priv->spoon_nr);
|
||||
|
||||
/* PSUBFIFO[n] */
|
||||
for (i = 0; i < priv->spoon_nr; i++) {
|
||||
nv_mask(dev, 0x04013c + (i * 0x2000), 0x10000100, 0x00000000);
|
||||
nv_wr32(dev, 0x040108 + (i * 0x2000), 0xffffffff); /* INTR */
|
||||
nv_wr32(dev, 0x04010c + (i * 0x2000), 0xfffffeff); /* INTR_EN */
|
||||
}
|
||||
|
||||
nv_wr32(dev, 0x002254, 0x10000000 | priv->user.bar.offset >> 12);
|
||||
|
||||
nv_wr32(dev, 0x002a00, 0xffffffff);
|
||||
nv_wr32(dev, 0x002100, 0xffffffff);
|
||||
nv_wr32(dev, 0x002140, 0xbfffffff);
|
||||
|
||||
/* restore PFIFO context table */
|
||||
for (i = 0; i < pfifo->channels; i++) {
|
||||
chan = dev_priv->channels.ptr[i];
|
||||
if (!chan || !chan->fifo_priv)
|
||||
continue;
|
||||
fifoch = chan->fifo_priv;
|
||||
|
||||
nv_wr32(dev, 0x800000 + (i * 8), 0x80000000 |
|
||||
(chan->ramin->vinst >> 12));
|
||||
nv_mask(dev, 0x800004 + (i * 8), 0x00000400, 0x00000400);
|
||||
nve0_fifo_playlist_update(dev, fifoch->engine);
|
||||
nv_mask(dev, 0x800004 + (i * 8), 0x00000400, 0x00000400);
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
struct nouveau_enum nve0_fifo_fault_unit[] = {
|
||||
{}
|
||||
};
|
||||
|
||||
struct nouveau_enum nve0_fifo_fault_reason[] = {
|
||||
{ 0x00, "PT_NOT_PRESENT" },
|
||||
{ 0x01, "PT_TOO_SHORT" },
|
||||
{ 0x02, "PAGE_NOT_PRESENT" },
|
||||
{ 0x03, "VM_LIMIT_EXCEEDED" },
|
||||
{ 0x04, "NO_CHANNEL" },
|
||||
{ 0x05, "PAGE_SYSTEM_ONLY" },
|
||||
{ 0x06, "PAGE_READ_ONLY" },
|
||||
{ 0x0a, "COMPRESSED_SYSRAM" },
|
||||
{ 0x0c, "INVALID_STORAGE_TYPE" },
|
||||
{}
|
||||
};
|
||||
|
||||
struct nouveau_enum nve0_fifo_fault_hubclient[] = {
|
||||
{}
|
||||
};
|
||||
|
||||
struct nouveau_enum nve0_fifo_fault_gpcclient[] = {
|
||||
{}
|
||||
};
|
||||
|
||||
struct nouveau_bitfield nve0_fifo_subfifo_intr[] = {
|
||||
{ 0x00200000, "ILLEGAL_MTHD" },
|
||||
{ 0x00800000, "EMPTY_SUBC" },
|
||||
{}
|
||||
};
|
||||
|
||||
static void
|
||||
nve0_fifo_isr_vm_fault(struct drm_device *dev, int unit)
|
||||
{
|
||||
u32 inst = nv_rd32(dev, 0x2800 + (unit * 0x10));
|
||||
u32 valo = nv_rd32(dev, 0x2804 + (unit * 0x10));
|
||||
u32 vahi = nv_rd32(dev, 0x2808 + (unit * 0x10));
|
||||
u32 stat = nv_rd32(dev, 0x280c + (unit * 0x10));
|
||||
u32 client = (stat & 0x00001f00) >> 8;
|
||||
|
||||
NV_INFO(dev, "PFIFO: %s fault at 0x%010llx [",
|
||||
(stat & 0x00000080) ? "write" : "read", (u64)vahi << 32 | valo);
|
||||
nouveau_enum_print(nve0_fifo_fault_reason, stat & 0x0000000f);
|
||||
printk("] from ");
|
||||
nouveau_enum_print(nve0_fifo_fault_unit, unit);
|
||||
if (stat & 0x00000040) {
|
||||
printk("/");
|
||||
nouveau_enum_print(nve0_fifo_fault_hubclient, client);
|
||||
} else {
|
||||
printk("/GPC%d/", (stat & 0x1f000000) >> 24);
|
||||
nouveau_enum_print(nve0_fifo_fault_gpcclient, client);
|
||||
}
|
||||
printk(" on channel 0x%010llx\n", (u64)inst << 12);
|
||||
}
|
||||
|
||||
static void
|
||||
nve0_fifo_isr_subfifo_intr(struct drm_device *dev, int unit)
|
||||
{
|
||||
u32 stat = nv_rd32(dev, 0x040108 + (unit * 0x2000));
|
||||
u32 addr = nv_rd32(dev, 0x0400c0 + (unit * 0x2000));
|
||||
u32 data = nv_rd32(dev, 0x0400c4 + (unit * 0x2000));
|
||||
u32 chid = nv_rd32(dev, 0x040120 + (unit * 0x2000)) & 0x7f;
|
||||
u32 subc = (addr & 0x00070000);
|
||||
u32 mthd = (addr & 0x00003ffc);
|
||||
|
||||
NV_INFO(dev, "PSUBFIFO %d:", unit);
|
||||
nouveau_bitfield_print(nve0_fifo_subfifo_intr, stat);
|
||||
NV_INFO(dev, "PSUBFIFO %d: ch %d subc %d mthd 0x%04x data 0x%08x\n",
|
||||
unit, chid, subc, mthd, data);
|
||||
|
||||
nv_wr32(dev, 0x0400c0 + (unit * 0x2000), 0x80600008);
|
||||
nv_wr32(dev, 0x040108 + (unit * 0x2000), stat);
|
||||
}
|
||||
|
||||
static void
|
||||
nve0_fifo_isr(struct drm_device *dev)
|
||||
{
|
||||
u32 stat = nv_rd32(dev, 0x002100);
|
||||
|
||||
if (stat & 0x00000100) {
|
||||
NV_INFO(dev, "PFIFO: unknown status 0x00000100\n");
|
||||
nv_wr32(dev, 0x002100, 0x00000100);
|
||||
stat &= ~0x00000100;
|
||||
}
|
||||
|
||||
if (stat & 0x10000000) {
|
||||
u32 units = nv_rd32(dev, 0x00259c);
|
||||
u32 u = units;
|
||||
|
||||
while (u) {
|
||||
int i = ffs(u) - 1;
|
||||
nve0_fifo_isr_vm_fault(dev, i);
|
||||
u &= ~(1 << i);
|
||||
}
|
||||
|
||||
nv_wr32(dev, 0x00259c, units);
|
||||
stat &= ~0x10000000;
|
||||
}
|
||||
|
||||
if (stat & 0x20000000) {
|
||||
u32 units = nv_rd32(dev, 0x0025a0);
|
||||
u32 u = units;
|
||||
|
||||
while (u) {
|
||||
int i = ffs(u) - 1;
|
||||
nve0_fifo_isr_subfifo_intr(dev, i);
|
||||
u &= ~(1 << i);
|
||||
}
|
||||
|
||||
nv_wr32(dev, 0x0025a0, units);
|
||||
stat &= ~0x20000000;
|
||||
}
|
||||
|
||||
if (stat & 0x40000000) {
|
||||
NV_INFO(dev, "PFIFO: unknown status 0x40000000\n");
|
||||
nv_mask(dev, 0x002a00, 0x00000000, 0x00000000);
|
||||
stat &= ~0x40000000;
|
||||
}
|
||||
|
||||
if (stat) {
|
||||
NV_INFO(dev, "PFIFO: unhandled status 0x%08x\n", stat);
|
||||
nv_wr32(dev, 0x002100, stat);
|
||||
nv_wr32(dev, 0x002140, 0);
|
||||
}
|
||||
}
|
||||
Loading…
Reference in New Issue
Block a user