drm/amd/pm: increase mclk switch threshold to 200 us
To avoid underflow seen on Polaris10 with some 3440x1440 144Hz displays. As the threshold of 190 us cuts too close to minVBlankTime of 192 us. Signed-off-by: Evan Quan <evan.quan@amd.com> Acked-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
@@ -2883,7 +2883,7 @@ static int smu7_vblank_too_short(struct pp_hwmgr *hwmgr,
|
||||
if (hwmgr->is_kicker)
|
||||
switch_limit_us = data->is_memory_gddr5 ? 450 : 150;
|
||||
else
|
||||
switch_limit_us = data->is_memory_gddr5 ? 190 : 150;
|
||||
switch_limit_us = data->is_memory_gddr5 ? 200 : 150;
|
||||
break;
|
||||
case CHIP_VEGAM:
|
||||
switch_limit_us = 30;
|
||||
|
||||
Reference in New Issue
Block a user