forked from Minki/linux
[XTENSA] Fix icache flush for cache aliasing
Set the execution bit in the temporary TLB when we flush the instruction cache. Signed-off-by: Chris Zankel <chris@zankel.net>
This commit is contained in:
parent
70e137eb48
commit
0b2c3afdaa
@ -295,7 +295,7 @@ ENTRY(__tlbtemp_mapping_itlb)
|
||||
ENTRY(__invalidate_icache_page_alias)
|
||||
entry sp, 16
|
||||
|
||||
addi a6, a3, (PAGE_KERNEL | _PAGE_HW_WRITE)
|
||||
addi a6, a3, (PAGE_KERNEL_EXEC | _PAGE_HW_WRITE)
|
||||
mov a4, a2
|
||||
witlb a6, a2
|
||||
isync
|
||||
|
Loading…
Reference in New Issue
Block a user