drm/amd/display: Clock does not lower in Updateplanes
[why] We reset the optimized_required in atomic_plane_disable flag immediately after it is set in atomic_plane_disconnect, causing us to never have flag set during next flip in UpdatePlanes. [how] Optimize directly after each time plane is removed. Signed-off-by: Murton Liu <murton.liu@amd.com> Reviewed-by: Tony Cheng <Tony.Cheng@amd.com> Acked-by: Leo Li <sunpeng.li@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
		
							parent
							
								
									0430017149
								
							
						
					
					
						commit
						08d238e689
					
				| @ -2516,6 +2516,12 @@ static void dcn10_apply_ctx_for_surface( | ||||
| 		if (removed_pipe[i]) | ||||
| 			dcn10_disable_plane(dc, &dc->current_state->res_ctx.pipe_ctx[i]); | ||||
| 
 | ||||
| 	for (i = 0; i < dc->res_pool->pipe_count; i++) | ||||
| 		if (removed_pipe[i]) { | ||||
| 			dc->hwss.optimize_bandwidth(dc, context); | ||||
| 			break; | ||||
| 		} | ||||
| 
 | ||||
| 	if (dc->hwseq->wa.DEGVIDCN10_254) | ||||
| 		hubbub1_wm_change_req_wa(dc->res_pool->hubbub); | ||||
| } | ||||
|  | ||||
		Loading…
	
		Reference in New Issue
	
	Block a user