2019-04-01 15:16:41 +08:00
|
|
|
// SPDX-License-Identifier: ISC
|
|
|
|
|
/* Copyright (C) 2019 MediaTek Inc.
|
|
|
|
|
*
|
|
|
|
|
* Author: Ryder Lee <ryder.lee@mediatek.com>
|
|
|
|
|
* Felix Fietkau <nbd@nbd.name>
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
|
#include <linux/pci.h>
|
|
|
|
|
|
|
|
|
|
#include "mt7615.h"
|
2021-01-26 12:13:52 +01:00
|
|
|
#include "mcu.h"
|
2019-04-01 15:16:41 +08:00
|
|
|
|
|
|
|
|
static const struct pci_device_id mt7615_pci_device_table[] = {
|
2021-02-02 21:57:59 +08:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MEDIATEK, 0x7615) },
|
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MEDIATEK, 0x7663) },
|
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MEDIATEK, 0x7611) },
|
2019-04-01 15:16:41 +08:00
|
|
|
{ },
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static int mt7615_pci_probe(struct pci_dev *pdev,
|
|
|
|
|
const struct pci_device_id *id)
|
|
|
|
|
{
|
2020-03-17 17:41:32 +01:00
|
|
|
const u32 *map;
|
2019-04-01 15:16:41 +08:00
|
|
|
int ret;
|
|
|
|
|
|
|
|
|
|
ret = pcim_enable_device(pdev);
|
|
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
|
|
ret = pcim_iomap_regions(pdev, BIT(0), pci_name(pdev));
|
|
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
|
|
pci_set_master(pdev);
|
|
|
|
|
|
2020-04-09 18:37:04 +02:00
|
|
|
ret = pci_alloc_irq_vectors(pdev, 1, 1, PCI_IRQ_ALL_TYPES);
|
|
|
|
|
if (ret < 0)
|
|
|
|
|
return ret;
|
|
|
|
|
|
mt76: switch from 'pci_' to 'dma_' API
The wrappers in include/linux/pci-dma-compat.h should go away.
The patch has been generated with the coccinelle script below.
It has been compile tested.
@@
@@
- PCI_DMA_BIDIRECTIONAL
+ DMA_BIDIRECTIONAL
@@
@@
- PCI_DMA_TODEVICE
+ DMA_TO_DEVICE
@@
@@
- PCI_DMA_FROMDEVICE
+ DMA_FROM_DEVICE
@@
@@
- PCI_DMA_NONE
+ DMA_NONE
@@
expression e1, e2, e3;
@@
- pci_alloc_consistent(e1, e2, e3)
+ dma_alloc_coherent(&e1->dev, e2, e3, GFP_)
@@
expression e1, e2, e3;
@@
- pci_zalloc_consistent(e1, e2, e3)
+ dma_alloc_coherent(&e1->dev, e2, e3, GFP_)
@@
expression e1, e2, e3, e4;
@@
- pci_free_consistent(e1, e2, e3, e4)
+ dma_free_coherent(&e1->dev, e2, e3, e4)
@@
expression e1, e2, e3, e4;
@@
- pci_map_single(e1, e2, e3, e4)
+ dma_map_single(&e1->dev, e2, e3, e4)
@@
expression e1, e2, e3, e4;
@@
- pci_unmap_single(e1, e2, e3, e4)
+ dma_unmap_single(&e1->dev, e2, e3, e4)
@@
expression e1, e2, e3, e4, e5;
@@
- pci_map_page(e1, e2, e3, e4, e5)
+ dma_map_page(&e1->dev, e2, e3, e4, e5)
@@
expression e1, e2, e3, e4;
@@
- pci_unmap_page(e1, e2, e3, e4)
+ dma_unmap_page(&e1->dev, e2, e3, e4)
@@
expression e1, e2, e3, e4;
@@
- pci_map_sg(e1, e2, e3, e4)
+ dma_map_sg(&e1->dev, e2, e3, e4)
@@
expression e1, e2, e3, e4;
@@
- pci_unmap_sg(e1, e2, e3, e4)
+ dma_unmap_sg(&e1->dev, e2, e3, e4)
@@
expression e1, e2, e3, e4;
@@
- pci_dma_sync_single_for_cpu(e1, e2, e3, e4)
+ dma_sync_single_for_cpu(&e1->dev, e2, e3, e4)
@@
expression e1, e2, e3, e4;
@@
- pci_dma_sync_single_for_device(e1, e2, e3, e4)
+ dma_sync_single_for_device(&e1->dev, e2, e3, e4)
@@
expression e1, e2, e3, e4;
@@
- pci_dma_sync_sg_for_cpu(e1, e2, e3, e4)
+ dma_sync_sg_for_cpu(&e1->dev, e2, e3, e4)
@@
expression e1, e2, e3, e4;
@@
- pci_dma_sync_sg_for_device(e1, e2, e3, e4)
+ dma_sync_sg_for_device(&e1->dev, e2, e3, e4)
@@
expression e1, e2;
@@
- pci_dma_mapping_error(e1, e2)
+ dma_mapping_error(&e1->dev, e2)
@@
expression e1, e2;
@@
- pci_set_dma_mask(e1, e2)
+ dma_set_mask(&e1->dev, e2)
@@
expression e1, e2;
@@
- pci_set_consistent_dma_mask(e1, e2)
+ dma_set_coherent_mask(&e1->dev, e2)
Signed-off-by: Christophe JAILLET <christophe.jaillet@wanadoo.fr>
Signed-off-by: Felix Fietkau <nbd@nbd.name>
2021-08-22 09:39:45 +02:00
|
|
|
ret = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32));
|
2019-04-01 15:16:41 +08:00
|
|
|
if (ret)
|
2020-04-30 22:31:03 +02:00
|
|
|
goto error;
|
2019-04-01 15:16:41 +08:00
|
|
|
|
2020-04-17 12:10:54 +02:00
|
|
|
mt76_pci_disable_aspm(pdev);
|
|
|
|
|
|
2020-03-17 17:41:32 +01:00
|
|
|
map = id->device == 0x7663 ? mt7663e_reg_map : mt7615e_reg_map;
|
2020-04-30 22:31:03 +02:00
|
|
|
ret = mt7615_mmio_probe(&pdev->dev, pcim_iomap_table(pdev)[0],
|
|
|
|
|
pdev->irq, map);
|
|
|
|
|
if (ret)
|
|
|
|
|
goto error;
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
error:
|
|
|
|
|
pci_free_irq_vectors(pdev);
|
|
|
|
|
|
|
|
|
|
return ret;
|
2019-04-01 15:16:41 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void mt7615_pci_remove(struct pci_dev *pdev)
|
|
|
|
|
{
|
|
|
|
|
struct mt76_dev *mdev = pci_get_drvdata(pdev);
|
|
|
|
|
struct mt7615_dev *dev = container_of(mdev, struct mt7615_dev, mt76);
|
|
|
|
|
|
|
|
|
|
mt7615_unregister_device(dev);
|
2020-04-30 22:31:03 +02:00
|
|
|
devm_free_irq(&pdev->dev, pdev->irq, dev);
|
2020-04-09 18:37:04 +02:00
|
|
|
pci_free_irq_vectors(pdev);
|
2019-04-01 15:16:41 +08:00
|
|
|
}
|
|
|
|
|
|
2020-05-01 12:36:15 +02:00
|
|
|
#ifdef CONFIG_PM
|
|
|
|
|
static int mt7615_pci_suspend(struct pci_dev *pdev, pm_message_t state)
|
|
|
|
|
{
|
|
|
|
|
struct mt76_dev *mdev = pci_get_drvdata(pdev);
|
|
|
|
|
struct mt7615_dev *dev = container_of(mdev, struct mt7615_dev, mt76);
|
|
|
|
|
bool hif_suspend;
|
|
|
|
|
int i, err;
|
|
|
|
|
|
2021-01-26 12:13:56 +01:00
|
|
|
err = mt76_connac_pm_wake(&dev->mphy, &dev->pm);
|
2020-07-03 10:15:48 +02:00
|
|
|
if (err < 0)
|
|
|
|
|
return err;
|
|
|
|
|
|
2020-05-01 12:36:15 +02:00
|
|
|
hif_suspend = !test_bit(MT76_STATE_SUSPEND, &dev->mphy.state) &&
|
|
|
|
|
mt7615_firmware_offload(dev);
|
|
|
|
|
if (hif_suspend) {
|
2021-01-26 12:13:54 +01:00
|
|
|
err = mt76_connac_mcu_set_hif_suspend(mdev, true);
|
2020-05-01 12:36:15 +02:00
|
|
|
if (err)
|
|
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
napi_disable(&mdev->tx_napi);
|
2020-07-24 16:11:52 +02:00
|
|
|
mt76_worker_disable(&mdev->tx_worker);
|
2020-05-01 12:36:15 +02:00
|
|
|
|
2020-05-24 14:44:52 +02:00
|
|
|
mt76_for_each_q_rx(mdev, i) {
|
2020-05-01 12:36:15 +02:00
|
|
|
napi_disable(&mdev->napi[i]);
|
2020-05-24 14:44:52 +02:00
|
|
|
}
|
2020-05-01 12:36:15 +02:00
|
|
|
tasklet_kill(&dev->irq_tasklet);
|
|
|
|
|
|
|
|
|
|
mt7615_dma_reset(dev);
|
|
|
|
|
|
|
|
|
|
err = mt7615_wait_pdma_busy(dev);
|
|
|
|
|
if (err)
|
|
|
|
|
goto restore;
|
|
|
|
|
|
|
|
|
|
if (is_mt7663(mdev)) {
|
|
|
|
|
mt76_set(dev, MT_PDMA_SLP_PROT, MT_PDMA_AXI_SLPPROT_ENABLE);
|
|
|
|
|
if (!mt76_poll_msec(dev, MT_PDMA_SLP_PROT,
|
|
|
|
|
MT_PDMA_AXI_SLPPROT_RDY,
|
|
|
|
|
MT_PDMA_AXI_SLPPROT_RDY, 1000)) {
|
|
|
|
|
dev_err(mdev->dev, "PDMA sleep protection failed\n");
|
|
|
|
|
err = -EIO;
|
|
|
|
|
goto restore;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
pci_enable_wake(pdev, pci_choose_state(pdev, state), true);
|
|
|
|
|
pci_save_state(pdev);
|
|
|
|
|
err = pci_set_power_state(pdev, pci_choose_state(pdev, state));
|
|
|
|
|
if (err)
|
|
|
|
|
goto restore;
|
|
|
|
|
|
2020-07-20 17:41:19 +02:00
|
|
|
err = mt7615_mcu_set_fw_ctrl(dev);
|
2020-05-01 12:36:15 +02:00
|
|
|
if (err)
|
|
|
|
|
goto restore;
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
|
|
restore:
|
2020-05-24 14:44:52 +02:00
|
|
|
mt76_for_each_q_rx(mdev, i) {
|
2020-05-01 12:36:15 +02:00
|
|
|
napi_enable(&mdev->napi[i]);
|
2020-05-24 14:44:52 +02:00
|
|
|
}
|
2020-05-01 12:36:15 +02:00
|
|
|
napi_enable(&mdev->tx_napi);
|
|
|
|
|
if (hif_suspend)
|
2021-01-26 12:13:54 +01:00
|
|
|
mt76_connac_mcu_set_hif_suspend(mdev, false);
|
2020-05-01 12:36:15 +02:00
|
|
|
|
|
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int mt7615_pci_resume(struct pci_dev *pdev)
|
|
|
|
|
{
|
|
|
|
|
struct mt76_dev *mdev = pci_get_drvdata(pdev);
|
|
|
|
|
struct mt7615_dev *dev = container_of(mdev, struct mt7615_dev, mt76);
|
|
|
|
|
bool pdma_reset;
|
|
|
|
|
int i, err;
|
|
|
|
|
|
2020-07-20 17:41:19 +02:00
|
|
|
err = mt7615_mcu_set_drv_ctrl(dev);
|
2020-05-01 12:36:15 +02:00
|
|
|
if (err < 0)
|
|
|
|
|
return err;
|
|
|
|
|
|
|
|
|
|
err = pci_set_power_state(pdev, PCI_D0);
|
|
|
|
|
if (err)
|
|
|
|
|
return err;
|
|
|
|
|
|
|
|
|
|
pci_restore_state(pdev);
|
|
|
|
|
|
|
|
|
|
if (is_mt7663(&dev->mt76)) {
|
|
|
|
|
mt76_clear(dev, MT_PDMA_SLP_PROT, MT_PDMA_AXI_SLPPROT_ENABLE);
|
|
|
|
|
mt76_wr(dev, MT_PCIE_IRQ_ENABLE, 1);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
pdma_reset = !mt76_rr(dev, MT_WPDMA_TX_RING0_CTRL0) &&
|
|
|
|
|
!mt76_rr(dev, MT_WPDMA_TX_RING0_CTRL1);
|
|
|
|
|
if (pdma_reset)
|
|
|
|
|
dev_err(mdev->dev, "PDMA engine must be reinitialized\n");
|
|
|
|
|
|
2020-07-24 16:11:52 +02:00
|
|
|
mt76_worker_enable(&mdev->tx_worker);
|
2021-09-24 17:54:40 +02:00
|
|
|
local_bh_disable();
|
2020-05-24 14:44:52 +02:00
|
|
|
mt76_for_each_q_rx(mdev, i) {
|
2020-05-01 12:36:15 +02:00
|
|
|
napi_enable(&mdev->napi[i]);
|
|
|
|
|
napi_schedule(&mdev->napi[i]);
|
|
|
|
|
}
|
|
|
|
|
napi_enable(&mdev->tx_napi);
|
|
|
|
|
napi_schedule(&mdev->tx_napi);
|
2021-09-24 17:54:40 +02:00
|
|
|
local_bh_enable();
|
2020-05-01 12:36:15 +02:00
|
|
|
|
|
|
|
|
if (!test_bit(MT76_STATE_SUSPEND, &dev->mphy.state) &&
|
|
|
|
|
mt7615_firmware_offload(dev))
|
2021-01-26 12:13:54 +01:00
|
|
|
err = mt76_connac_mcu_set_hif_suspend(mdev, false);
|
2020-05-01 12:36:15 +02:00
|
|
|
|
|
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
#endif /* CONFIG_PM */
|
|
|
|
|
|
2019-04-01 15:16:41 +08:00
|
|
|
struct pci_driver mt7615_pci_driver = {
|
|
|
|
|
.name = KBUILD_MODNAME,
|
|
|
|
|
.id_table = mt7615_pci_device_table,
|
|
|
|
|
.probe = mt7615_pci_probe,
|
|
|
|
|
.remove = mt7615_pci_remove,
|
2020-05-01 12:36:15 +02:00
|
|
|
#ifdef CONFIG_PM
|
|
|
|
|
.suspend = mt7615_pci_suspend,
|
|
|
|
|
.resume = mt7615_pci_resume,
|
|
|
|
|
#endif /* CONFIG_PM */
|
2019-04-01 15:16:41 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
MODULE_DEVICE_TABLE(pci, mt7615_pci_device_table);
|
|
|
|
|
MODULE_FIRMWARE(MT7615_FIRMWARE_CR4);
|
|
|
|
|
MODULE_FIRMWARE(MT7615_FIRMWARE_N9);
|
|
|
|
|
MODULE_FIRMWARE(MT7615_ROM_PATCH);
|
2020-04-28 15:34:09 +02:00
|
|
|
MODULE_FIRMWARE(MT7663_OFFLOAD_FIRMWARE_N9);
|
|
|
|
|
MODULE_FIRMWARE(MT7663_OFFLOAD_ROM_PATCH);
|
2020-03-17 17:41:32 +01:00
|
|
|
MODULE_FIRMWARE(MT7663_FIRMWARE_N9);
|
|
|
|
|
MODULE_FIRMWARE(MT7663_ROM_PATCH);
|