2008-10-23 05:26:29 +00:00
|
|
|
#ifndef _ASM_X86_IO_APIC_H
|
|
|
|
#define _ASM_X86_IO_APIC_H
|
2008-01-30 12:30:37 +00:00
|
|
|
|
2008-04-19 14:55:13 +00:00
|
|
|
#include <linux/types.h>
|
2008-01-30 12:30:37 +00:00
|
|
|
#include <asm/mpspec.h>
|
|
|
|
#include <asm/apicdef.h>
|
2008-08-20 03:50:52 +00:00
|
|
|
#include <asm/irq_vectors.h>
|
2008-01-30 12:30:37 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Intel IO-APIC support for SMP and UP systems.
|
|
|
|
*
|
|
|
|
* Copyright (C) 1997, 1998, 1999, 2000 Ingo Molnar
|
|
|
|
*/
|
|
|
|
|
2008-06-07 15:53:56 +00:00
|
|
|
/* I/O Unit Redirection Table */
|
|
|
|
#define IO_APIC_REDIR_VECTOR_MASK 0x000FF
|
|
|
|
#define IO_APIC_REDIR_DEST_LOGICAL 0x00800
|
|
|
|
#define IO_APIC_REDIR_DEST_PHYSICAL 0x00000
|
|
|
|
#define IO_APIC_REDIR_SEND_PENDING (1 << 12)
|
|
|
|
#define IO_APIC_REDIR_REMOTE_IRR (1 << 14)
|
|
|
|
#define IO_APIC_REDIR_LEVEL_TRIGGER (1 << 15)
|
|
|
|
#define IO_APIC_REDIR_MASKED (1 << 16)
|
|
|
|
|
2008-01-30 12:30:37 +00:00
|
|
|
/*
|
|
|
|
* The structure of the IO-APIC:
|
|
|
|
*/
|
|
|
|
union IO_APIC_reg_00 {
|
|
|
|
u32 raw;
|
|
|
|
struct {
|
|
|
|
u32 __reserved_2 : 14,
|
|
|
|
LTS : 1,
|
|
|
|
delivery_type : 1,
|
|
|
|
__reserved_1 : 8,
|
|
|
|
ID : 8;
|
|
|
|
} __attribute__ ((packed)) bits;
|
|
|
|
};
|
|
|
|
|
|
|
|
union IO_APIC_reg_01 {
|
|
|
|
u32 raw;
|
|
|
|
struct {
|
|
|
|
u32 version : 8,
|
|
|
|
__reserved_2 : 7,
|
|
|
|
PRQ : 1,
|
|
|
|
entries : 8,
|
|
|
|
__reserved_1 : 8;
|
|
|
|
} __attribute__ ((packed)) bits;
|
|
|
|
};
|
|
|
|
|
|
|
|
union IO_APIC_reg_02 {
|
|
|
|
u32 raw;
|
|
|
|
struct {
|
|
|
|
u32 __reserved_2 : 24,
|
|
|
|
arbitration : 4,
|
|
|
|
__reserved_1 : 4;
|
|
|
|
} __attribute__ ((packed)) bits;
|
|
|
|
};
|
|
|
|
|
|
|
|
union IO_APIC_reg_03 {
|
|
|
|
u32 raw;
|
|
|
|
struct {
|
|
|
|
u32 boot_DT : 1,
|
|
|
|
__reserved_1 : 31;
|
|
|
|
} __attribute__ ((packed)) bits;
|
|
|
|
};
|
|
|
|
|
|
|
|
enum ioapic_irq_destination_types {
|
|
|
|
dest_Fixed = 0,
|
|
|
|
dest_LowestPrio = 1,
|
|
|
|
dest_SMI = 2,
|
|
|
|
dest__reserved_1 = 3,
|
|
|
|
dest_NMI = 4,
|
|
|
|
dest_INIT = 5,
|
|
|
|
dest__reserved_2 = 6,
|
|
|
|
dest_ExtINT = 7
|
|
|
|
};
|
|
|
|
|
|
|
|
struct IO_APIC_route_entry {
|
|
|
|
__u32 vector : 8,
|
|
|
|
delivery_mode : 3, /* 000: FIXED
|
|
|
|
* 001: lowest prio
|
|
|
|
* 111: ExtINT
|
|
|
|
*/
|
|
|
|
dest_mode : 1, /* 0: physical, 1: logical */
|
|
|
|
delivery_status : 1,
|
|
|
|
polarity : 1,
|
|
|
|
irr : 1,
|
|
|
|
trigger : 1, /* 0: edge, 1: level */
|
|
|
|
mask : 1, /* 0: enabled, 1: disabled */
|
|
|
|
__reserved_2 : 15;
|
|
|
|
|
|
|
|
__u32 __reserved_3 : 24,
|
|
|
|
dest : 8;
|
|
|
|
} __attribute__ ((packed));
|
|
|
|
|
x64, x2apic/intr-remap: IO-APIC support for interrupt-remapping
IO-APIC support in the presence of interrupt-remapping infrastructure.
IO-APIC RTE will be programmed with interrupt-remapping table entry(IRTE)
index and the IRTE will contain information about the vector, cpu destination,
trigger mode etc, which traditionally was present in the IO-APIC RTE.
Introduce a new irq_chip for cleaner irq migration (in the process
context as opposed to the current irq migration in the context of an interrupt.
interrupt-remapping infrastructure will help us achieve this cleanly).
For edge triggered, irq migration is a simple atomic update(of vector
and cpu destination) of IRTE and flush the hardware cache.
For level triggered, we need to modify the io-apic RTE aswell with the update
vector information, along with modifying IRTE with vector and cpu destination.
So irq migration for level triggered is little bit more complex compared to
edge triggered migration. But the good news is, we use the same algorithm
for level triggered migration as we have today, only difference being,
we now initiate the irq migration from process context instead of the
interrupt context.
In future, when we do a directed EOI (combined with cpu EOI broadcast
suppression) to the IO-APIC, level triggered irq migration will also be
as simple as edge triggered migration and we can do the irq migration
with a simple atomic update to IO-APIC RTE.
TBD: some tests/changes needed in the presence of fixup_irqs() for
level triggered irq migration.
Signed-off-by: Suresh Siddha <suresh.b.siddha@intel.com>
Cc: akpm@linux-foundation.org
Cc: arjan@linux.intel.com
Cc: andi@firstfloor.org
Cc: ebiederm@xmission.com
Cc: jbarnes@virtuousgeek.org
Cc: steiner@sgi.com
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2008-07-10 18:16:56 +00:00
|
|
|
struct IR_IO_APIC_route_entry {
|
|
|
|
__u64 vector : 8,
|
|
|
|
zero : 3,
|
|
|
|
index2 : 1,
|
|
|
|
delivery_status : 1,
|
|
|
|
polarity : 1,
|
|
|
|
irr : 1,
|
|
|
|
trigger : 1,
|
|
|
|
mask : 1,
|
|
|
|
reserved : 31,
|
|
|
|
format : 1,
|
|
|
|
index : 15;
|
2008-01-30 12:30:37 +00:00
|
|
|
} __attribute__ ((packed));
|
|
|
|
|
|
|
|
#ifdef CONFIG_X86_IO_APIC
|
|
|
|
|
|
|
|
/*
|
|
|
|
* # of IO-APICs and # of IRQ routing registers
|
|
|
|
*/
|
|
|
|
extern int nr_ioapics;
|
|
|
|
extern int nr_ioapic_registers[MAX_IO_APICS];
|
|
|
|
|
2008-04-19 14:55:13 +00:00
|
|
|
#define MP_MAX_IOAPIC_PIN 127
|
|
|
|
|
2008-01-30 12:30:37 +00:00
|
|
|
/* I/O APIC entries */
|
2009-01-12 12:16:17 +00:00
|
|
|
extern struct mpc_ioapic mp_ioapics[MAX_IO_APICS];
|
2008-01-30 12:30:37 +00:00
|
|
|
|
|
|
|
/* # of MP IRQ source entries */
|
|
|
|
extern int mp_irq_entries;
|
|
|
|
|
|
|
|
/* MP IRQ source entries */
|
2009-01-12 12:17:22 +00:00
|
|
|
extern struct mpc_intsrc mp_irqs[MAX_IRQ_SOURCES];
|
2008-01-30 12:30:37 +00:00
|
|
|
|
|
|
|
/* non-0 if default (table-less) MP configuration */
|
|
|
|
extern int mpc_default_type;
|
|
|
|
|
|
|
|
/* Older SiS APIC requires we rewrite the index register */
|
|
|
|
extern int sis_apic_bug;
|
|
|
|
|
|
|
|
/* 1 if "noapic" boot option passed */
|
|
|
|
extern int skip_ioapic_setup;
|
|
|
|
|
2008-06-11 14:35:14 +00:00
|
|
|
/* 1 if "noapic" boot option passed */
|
|
|
|
extern int noioapicquirk;
|
|
|
|
|
2008-06-11 14:35:15 +00:00
|
|
|
/* -1 if "noapic" boot option passed */
|
|
|
|
extern int noioapicreroute;
|
|
|
|
|
2008-05-21 21:10:22 +00:00
|
|
|
/* 1 if the timer IRQ uses the '8259A Virtual Wire' mode */
|
|
|
|
extern int timer_through_8259;
|
|
|
|
|
2008-01-30 12:30:37 +00:00
|
|
|
static inline void disable_ioapic_setup(void)
|
|
|
|
{
|
2008-06-18 12:47:09 +00:00
|
|
|
#ifdef CONFIG_PCI
|
2008-06-11 14:35:14 +00:00
|
|
|
noioapicquirk = 1;
|
2008-06-11 14:35:15 +00:00
|
|
|
noioapicreroute = -1;
|
2008-06-18 12:47:09 +00:00
|
|
|
#endif
|
2008-01-30 12:30:37 +00:00
|
|
|
skip_ioapic_setup = 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If we use the IO-APIC for IRQ routing, disable automatic
|
|
|
|
* assignment of PCI IRQ's.
|
|
|
|
*/
|
|
|
|
#define io_apic_assign_pci_irqs \
|
|
|
|
(mp_irq_entries && !skip_ioapic_setup && io_apic_irqs)
|
|
|
|
|
|
|
|
#ifdef CONFIG_ACPI
|
|
|
|
extern int io_apic_get_unique_id(int ioapic, int apic_id);
|
|
|
|
extern int io_apic_get_version(int ioapic);
|
|
|
|
extern int io_apic_get_redir_entries(int ioapic);
|
|
|
|
extern int io_apic_set_pci_routing(int ioapic, int pin, int irq,
|
|
|
|
int edge_level, int active_high_low);
|
|
|
|
#endif /* CONFIG_ACPI */
|
|
|
|
|
|
|
|
extern int (*ioapic_renumber_irq)(int ioapic, int irq);
|
|
|
|
extern void ioapic_init_mappings(void);
|
|
|
|
|
2008-07-10 18:16:47 +00:00
|
|
|
#ifdef CONFIG_X86_64
|
|
|
|
extern int save_mask_IO_APIC_setup(void);
|
|
|
|
extern void restore_IO_APIC_setup(void);
|
|
|
|
extern void reinit_intr_remapped_IO_APIC(int);
|
|
|
|
#endif
|
|
|
|
|
2008-12-06 02:58:33 +00:00
|
|
|
extern void probe_nr_irqs_gsi(void);
|
2008-08-20 03:50:52 +00:00
|
|
|
|
2008-01-30 12:30:37 +00:00
|
|
|
#else /* !CONFIG_X86_IO_APIC */
|
|
|
|
#define io_apic_assign_pci_irqs 0
|
2008-05-21 21:10:22 +00:00
|
|
|
static const int timer_through_8259 = 0;
|
2008-12-08 17:47:51 +00:00
|
|
|
static inline void ioapic_init_mappings(void) { }
|
2008-01-30 12:30:37 +00:00
|
|
|
|
2008-12-08 17:47:51 +00:00
|
|
|
static inline void probe_nr_irqs_gsi(void) { }
|
2007-10-11 09:20:03 +00:00
|
|
|
#endif
|
2008-01-30 12:30:37 +00:00
|
|
|
|
2008-10-23 05:26:29 +00:00
|
|
|
#endif /* _ASM_X86_IO_APIC_H */
|