79 lines
3.3 KiB
C
79 lines
3.3 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2017, The Linux Foundation. All rights reserved.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef QCOM_PHY_QMP_QSERDES_COM_V4_H_
|
||
|
|
#define QCOM_PHY_QMP_QSERDES_COM_V4_H_
|
||
|
|
|
||
|
|
/* Only for QMP V4 PHY - QSERDES COM registers */
|
||
|
|
#define QSERDES_V4_COM_BG_TIMER 0x00c
|
||
|
|
#define QSERDES_V4_COM_SSC_EN_CENTER 0x010
|
||
|
|
#define QSERDES_V4_COM_SSC_ADJ_PER1 0x014
|
||
|
|
#define QSERDES_V4_COM_SSC_PER1 0x01c
|
||
|
|
#define QSERDES_V4_COM_SSC_PER2 0x020
|
||
|
|
#define QSERDES_V4_COM_SSC_STEP_SIZE1_MODE0 0x024
|
||
|
|
#define QSERDES_V4_COM_SSC_STEP_SIZE2_MODE0 0x028
|
||
|
|
#define QSERDES_V4_COM_SSC_STEP_SIZE1_MODE1 0x030
|
||
|
|
#define QSERDES_V4_COM_SSC_STEP_SIZE2_MODE1 0x034
|
||
|
|
#define QSERDES_V4_COM_BIAS_EN_CLKBUFLR_EN 0x044
|
||
|
|
#define QSERDES_V4_COM_CLK_ENABLE1 0x048
|
||
|
|
#define QSERDES_V4_COM_SYS_CLK_CTRL 0x04c
|
||
|
|
#define QSERDES_V4_COM_SYSCLK_BUF_ENABLE 0x050
|
||
|
|
#define QSERDES_V4_COM_PLL_IVCO 0x058
|
||
|
|
#define QSERDES_V4_COM_CMN_IPTRIM 0x060
|
||
|
|
#define QSERDES_V4_COM_CP_CTRL_MODE0 0x074
|
||
|
|
#define QSERDES_V4_COM_CP_CTRL_MODE1 0x078
|
||
|
|
#define QSERDES_V4_COM_PLL_RCTRL_MODE0 0x07c
|
||
|
|
#define QSERDES_V4_COM_PLL_RCTRL_MODE1 0x080
|
||
|
|
#define QSERDES_V4_COM_PLL_CCTRL_MODE0 0x084
|
||
|
|
#define QSERDES_V4_COM_PLL_CCTRL_MODE1 0x088
|
||
|
|
#define QSERDES_V4_COM_SYSCLK_EN_SEL 0x094
|
||
|
|
#define QSERDES_V4_COM_RESETSM_CNTRL 0x09c
|
||
|
|
#define QSERDES_V4_COM_LOCK_CMP_EN 0x0a4
|
||
|
|
#define QSERDES_V4_COM_LOCK_CMP_CFG 0x0a8
|
||
|
|
#define QSERDES_V4_COM_LOCK_CMP1_MODE0 0x0ac
|
||
|
|
#define QSERDES_V4_COM_LOCK_CMP2_MODE0 0x0b0
|
||
|
|
#define QSERDES_V4_COM_LOCK_CMP1_MODE1 0x0b4
|
||
|
|
#define QSERDES_V4_COM_LOCK_CMP2_MODE1 0x0b8
|
||
|
|
#define QSERDES_V4_COM_DEC_START_MODE0 0x0bc
|
||
|
|
#define QSERDES_V4_COM_DEC_START_MODE1 0x0c4
|
||
|
|
#define QSERDES_V4_COM_DIV_FRAC_START1_MODE0 0x0cc
|
||
|
|
#define QSERDES_V4_COM_DIV_FRAC_START2_MODE0 0x0d0
|
||
|
|
#define QSERDES_V4_COM_DIV_FRAC_START3_MODE0 0x0d4
|
||
|
|
#define QSERDES_V4_COM_DIV_FRAC_START1_MODE1 0x0d8
|
||
|
|
#define QSERDES_V4_COM_DIV_FRAC_START2_MODE1 0x0dc
|
||
|
|
#define QSERDES_V4_COM_DIV_FRAC_START3_MODE1 0x0e0
|
||
|
|
#define QSERDES_V4_COM_INTEGLOOP_GAIN0_MODE0 0x0ec
|
||
|
|
#define QSERDES_V4_COM_INTEGLOOP_GAIN1_MODE0 0x0f0
|
||
|
|
#define QSERDES_V4_COM_INTEGLOOP_GAIN0_MODE1 0x0f4
|
||
|
|
#define QSERDES_V4_COM_INTEGLOOP_GAIN1_MODE1 0x0f8
|
||
|
|
#define QSERDES_V4_COM_VCO_TUNE_CTRL 0x108
|
||
|
|
#define QSERDES_V4_COM_VCO_TUNE_MAP 0x10c
|
||
|
|
#define QSERDES_V4_COM_VCO_TUNE1_MODE0 0x110
|
||
|
|
#define QSERDES_V4_COM_VCO_TUNE2_MODE0 0x114
|
||
|
|
#define QSERDES_V4_COM_VCO_TUNE1_MODE1 0x118
|
||
|
|
#define QSERDES_V4_COM_VCO_TUNE2_MODE1 0x11c
|
||
|
|
#define QSERDES_V4_COM_VCO_TUNE_INITVAL2 0x124
|
||
|
|
#define QSERDES_V4_COM_CMN_STATUS 0x140
|
||
|
|
#define QSERDES_V4_COM_CLK_SELECT 0x154
|
||
|
|
#define QSERDES_V4_COM_HSCLK_SEL 0x158
|
||
|
|
#define QSERDES_V4_COM_HSCLK_HS_SWITCH_SEL 0x15c
|
||
|
|
#define QSERDES_V4_COM_CORECLK_DIV_MODE0 0x168
|
||
|
|
#define QSERDES_V4_COM_CORECLK_DIV_MODE1 0x16c
|
||
|
|
#define QSERDES_V4_COM_CORE_CLK_EN 0x174
|
||
|
|
#define QSERDES_V4_COM_C_READY_STATUS 0x178
|
||
|
|
#define QSERDES_V4_COM_CMN_CONFIG 0x17c
|
||
|
|
#define QSERDES_V4_COM_SVS_MODE_CLK_SEL 0x184
|
||
|
|
#define QSERDES_V4_COM_CMN_MISC1 0x19c
|
||
|
|
#define QSERDES_V4_COM_INTERNAL_DIG_CORECLK_DIV 0x1a0
|
||
|
|
#define QSERDES_V4_COM_CMN_MODE 0x1a4
|
||
|
|
#define QSERDES_V4_COM_VCO_DC_LEVEL_CTRL 0x1a8
|
||
|
|
#define QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE0 0x1ac
|
||
|
|
#define QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE0 0x1b0
|
||
|
|
#define QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE1 0x1b4
|
||
|
|
#define QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE1 0x1b8
|
||
|
|
#define QSERDES_V4_COM_BIN_VCOCAL_HSCLK_SEL 0x1bc
|
||
|
|
|
||
|
|
#endif
|