2019-06-20 00:13:43 +00:00
|
|
|
/* SPDX-License-Identifier: MIT */
|
2012-07-10 00:49:22 +00:00
|
|
|
#ifndef __NVBIOS_BMP_H__
|
|
|
|
#define __NVBIOS_BMP_H__
|
|
|
|
static inline u16
|
2015-01-14 04:40:03 +00:00
|
|
|
bmp_version(struct nvkm_bios *bios)
|
2012-07-10 00:49:22 +00:00
|
|
|
{
|
|
|
|
if (bios->bmp_offset) {
|
2015-08-20 04:54:13 +00:00
|
|
|
return nvbios_rd08(bios, bios->bmp_offset + 5) << 8 |
|
|
|
|
nvbios_rd08(bios, bios->bmp_offset + 6);
|
2012-07-10 00:49:22 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0x0000;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline u16
|
2015-01-14 04:40:03 +00:00
|
|
|
bmp_mem_init_table(struct nvkm_bios *bios)
|
2012-07-10 00:49:22 +00:00
|
|
|
{
|
|
|
|
if (bmp_version(bios) >= 0x0300)
|
2015-08-20 04:54:13 +00:00
|
|
|
return nvbios_rd16(bios, bios->bmp_offset + 24);
|
2012-07-10 00:49:22 +00:00
|
|
|
return 0x0000;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline u16
|
2015-01-14 04:40:03 +00:00
|
|
|
bmp_sdr_seq_table(struct nvkm_bios *bios)
|
2012-07-10 00:49:22 +00:00
|
|
|
{
|
|
|
|
if (bmp_version(bios) >= 0x0300)
|
2015-08-20 04:54:13 +00:00
|
|
|
return nvbios_rd16(bios, bios->bmp_offset + 26);
|
2012-07-10 00:49:22 +00:00
|
|
|
return 0x0000;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline u16
|
2015-01-14 04:40:03 +00:00
|
|
|
bmp_ddr_seq_table(struct nvkm_bios *bios)
|
2012-07-10 00:49:22 +00:00
|
|
|
{
|
|
|
|
if (bmp_version(bios) >= 0x0300)
|
2015-08-20 04:54:13 +00:00
|
|
|
return nvbios_rd16(bios, bios->bmp_offset + 28);
|
2012-07-10 00:49:22 +00:00
|
|
|
return 0x0000;
|
|
|
|
}
|
|
|
|
#endif
|