2019-05-28 10:10:04 -07:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2013-03-22 16:34:01 +02:00
|
|
|
/*
|
|
|
|
|
* Tegra host1x Register Offsets for Tegra20 and Tegra30
|
|
|
|
|
*
|
|
|
|
|
* Copyright (c) 2010-2013 NVIDIA Corporation.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __HOST1X_HOST1X01_HARDWARE_H
|
|
|
|
|
#define __HOST1X_HOST1X01_HARDWARE_H
|
|
|
|
|
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
#include <linux/bitops.h>
|
|
|
|
|
|
2013-03-22 16:34:03 +02:00
|
|
|
#include "hw_host1x01_channel.h"
|
2013-03-22 16:34:01 +02:00
|
|
|
#include "hw_host1x01_sync.h"
|
2013-03-22 16:34:03 +02:00
|
|
|
#include "hw_host1x01_uclass.h"
|
|
|
|
|
|
2022-06-27 17:19:59 +03:00
|
|
|
#include "opcodes.h"
|
2013-03-22 16:34:01 +02:00
|
|
|
|
|
|
|
|
#endif
|