mirror of
https://github.com/ziglang/zig.git
synced 2024-11-15 16:45:27 +00:00
std.Target: Use hexagonv60 as the baseline CPU model for hexagon.
This commit is contained in:
parent
9c22a6b3ad
commit
604e87a958
@ -1512,6 +1512,7 @@ pub const Cpu = struct {
|
||||
pub fn baseline(arch: Arch) *const Model {
|
||||
return switch (arch) {
|
||||
.arm, .armeb, .thumb, .thumbeb => &arm.cpu.baseline,
|
||||
.hexagon => &hexagon.cpu.hexagonv60,
|
||||
.riscv32 => &riscv.cpu.baseline_rv32,
|
||||
.riscv64 => &riscv.cpu.baseline_rv64,
|
||||
.x86 => &x86.cpu.pentium4,
|
||||
|
Loading…
Reference in New Issue
Block a user