mirror of
https://github.com/torvalds/linux.git
synced 2024-11-16 17:12:06 +00:00
455e73a07f
they're mostly minor cleanups and some debugfs stuff. The real work
that's in here is the typical pile of clk driver updates and new SoC
support. Per usual (or maybe just recent trends), Qualcomm gains a
handful of SoC drivers additions and has the largest diffstat. After
that there are quite a few updates to the Allwinner (sunxi) drivers to
support modular drivers and Renesas is heavily updated to add more
support for various clks. Overall it looks pretty normal.
New Drivers:
- Add MDMA and BDMA clks to Ingenic JZ4760 and JZ4770
- MediaTek mt7986 SoC basic support
- Clock and reset driver for Toshiba Visconti SoCs
- Initial clock driver for the Exynos7885 SoC (Samsung Galaxy A8)
- Allwinner D1 clks
- Lan966x Generic Clock Controller driver and associated DT bindings
- Qualcomm SDX65, SM8450, and MSM8976 GCC clks
- Qualcomm SDX65 and SM8450 RPMh clks
Updates:
- Set suppress_bind_attrs to true for i.MX8ULP driver
- Switch from do_div to div64_ul for throughout all i.MX drivers
- Fix imx8mn_clko1_sels for i.MX8MN
- Remove unused IPG_AUDIO_ROOT from i.MX8MP
- Switch parent for audio_root_clk to audio ahb in i.MX8MP driver
- Removal of all remaining uses of __clk_lookup() in drivers/clk/samsung
- Refactoring of the CPU clocks registration to use common interface
- An update of the Exynos850 driver (support for more clock domains)
required by the E850-96 development board
- Prep for runtime PM and generic power domains on Tegra
- Support modular Allwinner clk drivers via platform bus
- Lan966x clock driver extended to support clock gating
- Add serial (SCI1), watchdog (WDT), timer (OSTM), SPI (RSPI), and
thermal (TSU) clocks and resets on Renesas RZ/G2L
- Rework SDHI clock handling in the Renesas R-Car Gen3 and RZ/G2 clock
drivers, and in the Renesas SDHI driver
- Make the Cortex-A55 (I) clock on Renesas RZ/G2L programmable
- Document support for the new Renesas R-Car S4-8 (R8A779F0) SoC
- Add support for the new Renesas R-Car S4-8 (R8A779F0) SoC
- Add GPU clock and resets on Renesas RZ/G2L
- Add clk-provider.h to various Qualcomm clk drivers
- devm version of clk_hw_register_gate()
- kerneldoc fixes in a couple drivers
-----BEGIN PGP SIGNATURE-----
iQJFBAABCAAvFiEE9L57QeeUxqYDyoaDrQKIl8bklSUFAmHfOa8RHHNib3lkQGtl
cm5lbC5vcmcACgkQrQKIl8bklSX+Ew/9FaQLRh3ahN+qF8VMJ1K9qUciYBlU+UtC
excKfTkJg+1JGMP8dGSRSi/aC/UyLPb0dJDRMKcSZPYIScP+wc3HJHm4i+CpxDcn
/wXPW3tvY1CkVq1P7/baesoNiIle5zqpl4+0w9CN5KuoXctc35Pr1GqJ/C0XsDfQ
DS3lpck65tr7Wy1muChT1ZR+7hGv6K7olR7FDYNVSDtfJcaOZENSLgbPF6eea0FR
/dl+6o1COF23XAGF1GJg88DYRgnEqxLsfFTaC6Hz8DeQdKBVh9GF6tpgLhk7vsaG
gcRZxU24KaUw0lNZGdzmagy8ZJ6aZhcuzXQKN9VecbTIhRYNTWmB1VsvbhhEVb1T
96kBAp/II1JZdh/8W7uOmg4Ahupap5+f6JKMfR3zD4aDXkNDsxyXBA5AXtC0GPGN
5340WiJsBz/dD9/YE+mQ7YZKhdvKaGEVbmVUpQHceapeTBk4EIHKSVIq5sKd7qiq
ZHxOIizx5MgBJyoSeIxkB3j0KvwSTDNz6WM2F9gnNNtGfuSlA4NAnO1davINNQun
+seP+deBviUl+P2u9iodRApfCiEuM3mA548KTba/Z1nJ7sN93/qrqr1FBAUSqY+k
xNRXfXIzlOY9ifm6PlvU8QUK0XVtKjt0ld7pFzRkf6EU523DwzL2I2XIY2Eve2vA
LaDihwcKyR0=
=jB+l
-----END PGP SIGNATURE-----
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux
Pull clk updates from Stephen Boyd:
"We have a couple patches in the framework core this time around but
they're mostly minor cleanups and some debugfs stuff. The real work
that's in here is the typical pile of clk driver updates and new SoC
support.
Per usual (or maybe just recent trends), Qualcomm gains a handful of
SoC drivers additions and has the largest diffstat. After that there
are quite a few updates to the Allwinner (sunxi) drivers to support
modular drivers and Renesas is heavily updated to add more support for
various clks.
Overall it looks pretty normal.
New Drivers:
- Add MDMA and BDMA clks to Ingenic JZ4760 and JZ4770
- MediaTek mt7986 SoC basic support
- Clock and reset driver for Toshiba Visconti SoCs
- Initial clock driver for the Exynos7885 SoC (Samsung Galaxy A8)
- Allwinner D1 clks
- Lan966x Generic Clock Controller driver and associated DT bindings
- Qualcomm SDX65, SM8450, and MSM8976 GCC clks
- Qualcomm SDX65 and SM8450 RPMh clks
Updates:
- Set suppress_bind_attrs to true for i.MX8ULP driver
- Switch from do_div to div64_ul for throughout all i.MX drivers
- Fix imx8mn_clko1_sels for i.MX8MN
- Remove unused IPG_AUDIO_ROOT from i.MX8MP
- Switch parent for audio_root_clk to audio ahb in i.MX8MP driver
- Removal of all remaining uses of __clk_lookup() in
drivers/clk/samsung
- Refactoring of the CPU clocks registration to use common interface
- An update of the Exynos850 driver (support for more clock domains)
required by the E850-96 development board
- Prep for runtime PM and generic power domains on Tegra
- Support modular Allwinner clk drivers via platform bus
- Lan966x clock driver extended to support clock gating
- Add serial (SCI1), watchdog (WDT), timer (OSTM), SPI (RSPI), and
thermal (TSU) clocks and resets on Renesas RZ/G2L
- Rework SDHI clock handling in the Renesas R-Car Gen3 and RZ/G2
clock drivers, and in the Renesas SDHI driver
- Make the Cortex-A55 (I) clock on Renesas RZ/G2L programmable
- Document support for the new Renesas R-Car S4-8 (R8A779F0) SoC
- Add support for the new Renesas R-Car S4-8 (R8A779F0) SoC
- Add GPU clock and resets on Renesas RZ/G2L
- Add clk-provider.h to various Qualcomm clk drivers
- devm version of clk_hw_register_gate()
- kerneldoc fixes in a couple drivers"
* tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux: (131 commits)
clk: visconti: Remove pointless NULL check in visconti_pll_add_lookup()
clk: mediatek: add mt7986 clock support
clk: mediatek: add mt7986 clock IDs
dt-bindings: clock: mediatek: document clk bindings for mediatek mt7986 SoC
clk: mediatek: clk-gate: Use regmap_{set/clear}_bits helpers
clk: mediatek: clk-gate: Shrink by adding clockgating bit check helper
clk: x86: Fix clk_gate_flags for RV_CLK_GATE
clk: x86: Use dynamic con_id string during clk registration
ACPI: APD: Add a fmw property clk-name
drivers: acpi: acpi_apd: Remove unused device property "is-rv"
x86: clk: clk-fch: Add support for newer family of AMD's SOC
clk: ingenic: Add MDMA and BDMA clocks
dt-bindings: clk/ingenic: Add MDMA and BDMA clocks
clk: bm1880: remove kfrees on static allocations
clk: Drop unused COMMON_CLK_STM32MP157_SCMI config
clk: st: clkgen-mux: search reg within node or parent
clk: st: clkgen-fsyn: search reg within node or parent
clk: Enable/Disable runtime PM for clk_summary
MAINTAINERS: Add entries for Toshiba Visconti PLL and clock controller
clk: visconti: Add support common clock driver and reset driver
...
|
||
|---|---|---|
| .. | ||
| actions,s500-reset.h | ||
| actions,s700-reset.h | ||
| actions,s900-reset.h | ||
| altr,rst-mgr-a10.h | ||
| altr,rst-mgr-a10sr.h | ||
| altr,rst-mgr-s10.h | ||
| altr,rst-mgr.h | ||
| amlogic,meson8b-clkc-reset.h | ||
| amlogic,meson8b-reset.h | ||
| amlogic,meson-a1-reset.h | ||
| amlogic,meson-axg-audio-arb.h | ||
| amlogic,meson-axg-reset.h | ||
| amlogic,meson-g12a-audio-reset.h | ||
| amlogic,meson-g12a-reset.h | ||
| amlogic,meson-gxbb-reset.h | ||
| axg-aoclkc.h | ||
| bcm6318-reset.h | ||
| bcm6328-reset.h | ||
| bcm6358-reset.h | ||
| bcm6362-reset.h | ||
| bcm6368-reset.h | ||
| bcm63268-reset.h | ||
| bitmain,bm1880-reset.h | ||
| bt1-ccu.h | ||
| cortina,gemini-reset.h | ||
| g12a-aoclkc.h | ||
| gxbb-aoclkc.h | ||
| hisi,hi6220-resets.h | ||
| imx7-reset.h | ||
| imx8mp-reset.h | ||
| imx8mq-reset.h | ||
| imx8ulp-pcc-reset.h | ||
| k210-rst.h | ||
| mt2701-resets.h | ||
| mt2712-resets.h | ||
| mt7622-reset.h | ||
| mt7629-resets.h | ||
| mt8135-resets.h | ||
| mt8173-resets.h | ||
| mt8183-resets.h | ||
| mt8192-resets.h | ||
| mt8195-resets.h | ||
| nuvoton,npcm7xx-reset.h | ||
| oxsemi,ox810se.h | ||
| oxsemi,ox820.h | ||
| pistachio-resets.h | ||
| qcom,gcc-apq8084.h | ||
| qcom,gcc-ipq806x.h | ||
| qcom,gcc-ipq6018.h | ||
| qcom,gcc-mdm9615.h | ||
| qcom,gcc-msm8660.h | ||
| qcom,gcc-msm8916.h | ||
| qcom,gcc-msm8939.h | ||
| qcom,gcc-msm8960.h | ||
| qcom,gcc-msm8974.h | ||
| qcom,mmcc-apq8084.h | ||
| qcom,mmcc-msm8960.h | ||
| qcom,mmcc-msm8974.h | ||
| qcom,sdm845-aoss.h | ||
| qcom,sdm845-pdc.h | ||
| raspberrypi,firmware-reset.h | ||
| realtek,rtd1195.h | ||
| realtek,rtd1295.h | ||
| snps,hsdk-reset.h | ||
| starfive-jh7100.h | ||
| stericsson,db8500-prcc-reset.h | ||
| stih407-resets.h | ||
| stih415-resets.h | ||
| stih416-resets.h | ||
| stm32mp1-resets.h | ||
| sun4i-a10-ccu.h | ||
| sun5i-ccu.h | ||
| sun6i-a31-ccu.h | ||
| sun8i-a23-a33-ccu.h | ||
| sun8i-a83t-ccu.h | ||
| sun8i-de2.h | ||
| sun8i-h3-ccu.h | ||
| sun8i-r40-ccu.h | ||
| sun8i-r-ccu.h | ||
| sun8i-v3s-ccu.h | ||
| sun9i-a80-ccu.h | ||
| sun9i-a80-de.h | ||
| sun9i-a80-usb.h | ||
| sun20i-d1-ccu.h | ||
| sun20i-d1-r-ccu.h | ||
| sun50i-a64-ccu.h | ||
| sun50i-a100-ccu.h | ||
| sun50i-a100-r-ccu.h | ||
| sun50i-h6-ccu.h | ||
| sun50i-h6-r-ccu.h | ||
| sun50i-h616-ccu.h | ||
| suniv-ccu-f1c100s.h | ||
| tegra124-car.h | ||
| tegra186-reset.h | ||
| tegra194-reset.h | ||
| tegra210-car.h | ||
| tegra234-reset.h | ||
| ti-syscon.h | ||
| toshiba,tmpv770x.h | ||
| xlnx-versal-resets.h | ||
| xlnx-zynqmp-resets.h | ||