mirror of
https://github.com/torvalds/linux.git
synced 2024-11-18 10:01:43 +00:00
cccd21027c
set_irq_chained_handler overwrites MPIC's handle_irq function (handle_fasteoi_irq) thus MPIC never gets eoi event from the cascaded IRQ. This situation hangs MPIC on MPC8568E. To solve this problem efficiently, QEIC needs pluggable handlers, specific to the underlaying interrupt controller. Patch extends qe_ic_init() function to accept low and high interrupt handlers. To avoid #ifdefs, stack of interrupt handlers specified in the header file and functions are marked 'static inline', thus handlers are compiled-in only if actually used (in the board file). Another option would be to lookup for parent controller and automatically detect handlers (will waste text size because of never used handlers, so this option abolished). qe_ic_init() also changed in regard to support multiplexed high/low lines as found in MPC8568E-MDS, plus qe_ic_cascade_muxed_mpic() handler implemented appropriately. Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com> Acked-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
131 lines
4.0 KiB
C
131 lines
4.0 KiB
C
/*
|
|
* include/asm-powerpc/qe_ic.h
|
|
*
|
|
* Copyright (C) 2006 Freescale Semicondutor, Inc. All rights reserved.
|
|
*
|
|
* Authors: Shlomi Gridish <gridish@freescale.com>
|
|
* Li Yang <leoli@freescale.com>
|
|
*
|
|
* Description:
|
|
* QE IC external definitions and structure.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
#ifndef _ASM_POWERPC_QE_IC_H
|
|
#define _ASM_POWERPC_QE_IC_H
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#define NUM_OF_QE_IC_GROUPS 6
|
|
|
|
/* Flags when we init the QE IC */
|
|
#define QE_IC_SPREADMODE_GRP_W 0x00000001
|
|
#define QE_IC_SPREADMODE_GRP_X 0x00000002
|
|
#define QE_IC_SPREADMODE_GRP_Y 0x00000004
|
|
#define QE_IC_SPREADMODE_GRP_Z 0x00000008
|
|
#define QE_IC_SPREADMODE_GRP_RISCA 0x00000010
|
|
#define QE_IC_SPREADMODE_GRP_RISCB 0x00000020
|
|
|
|
#define QE_IC_LOW_SIGNAL 0x00000100
|
|
#define QE_IC_HIGH_SIGNAL 0x00000200
|
|
|
|
#define QE_IC_GRP_W_PRI0_DEST_SIGNAL_HIGH 0x00001000
|
|
#define QE_IC_GRP_W_PRI1_DEST_SIGNAL_HIGH 0x00002000
|
|
#define QE_IC_GRP_X_PRI0_DEST_SIGNAL_HIGH 0x00004000
|
|
#define QE_IC_GRP_X_PRI1_DEST_SIGNAL_HIGH 0x00008000
|
|
#define QE_IC_GRP_Y_PRI0_DEST_SIGNAL_HIGH 0x00010000
|
|
#define QE_IC_GRP_Y_PRI1_DEST_SIGNAL_HIGH 0x00020000
|
|
#define QE_IC_GRP_Z_PRI0_DEST_SIGNAL_HIGH 0x00040000
|
|
#define QE_IC_GRP_Z_PRI1_DEST_SIGNAL_HIGH 0x00080000
|
|
#define QE_IC_GRP_RISCA_PRI0_DEST_SIGNAL_HIGH 0x00100000
|
|
#define QE_IC_GRP_RISCA_PRI1_DEST_SIGNAL_HIGH 0x00200000
|
|
#define QE_IC_GRP_RISCB_PRI0_DEST_SIGNAL_HIGH 0x00400000
|
|
#define QE_IC_GRP_RISCB_PRI1_DEST_SIGNAL_HIGH 0x00800000
|
|
#define QE_IC_GRP_W_DEST_SIGNAL_SHIFT (12)
|
|
|
|
/* QE interrupt sources groups */
|
|
enum qe_ic_grp_id {
|
|
QE_IC_GRP_W = 0, /* QE interrupt controller group W */
|
|
QE_IC_GRP_X, /* QE interrupt controller group X */
|
|
QE_IC_GRP_Y, /* QE interrupt controller group Y */
|
|
QE_IC_GRP_Z, /* QE interrupt controller group Z */
|
|
QE_IC_GRP_RISCA, /* QE interrupt controller RISC group A */
|
|
QE_IC_GRP_RISCB /* QE interrupt controller RISC group B */
|
|
};
|
|
|
|
void qe_ic_init(struct device_node *node, unsigned int flags,
|
|
void (*low_handler)(unsigned int irq, struct irq_desc *desc),
|
|
void (*high_handler)(unsigned int irq, struct irq_desc *desc));
|
|
void qe_ic_set_highest_priority(unsigned int virq, int high);
|
|
int qe_ic_set_priority(unsigned int virq, unsigned int priority);
|
|
int qe_ic_set_high_priority(unsigned int virq, unsigned int priority, int high);
|
|
|
|
struct qe_ic;
|
|
unsigned int qe_ic_get_low_irq(struct qe_ic *qe_ic);
|
|
unsigned int qe_ic_get_high_irq(struct qe_ic *qe_ic);
|
|
|
|
static inline void qe_ic_cascade_low_ipic(unsigned int irq,
|
|
struct irq_desc *desc)
|
|
{
|
|
struct qe_ic *qe_ic = desc->handler_data;
|
|
unsigned int cascade_irq = qe_ic_get_low_irq(qe_ic);
|
|
|
|
if (cascade_irq != NO_IRQ)
|
|
generic_handle_irq(cascade_irq);
|
|
}
|
|
|
|
static inline void qe_ic_cascade_high_ipic(unsigned int irq,
|
|
struct irq_desc *desc)
|
|
{
|
|
struct qe_ic *qe_ic = desc->handler_data;
|
|
unsigned int cascade_irq = qe_ic_get_high_irq(qe_ic);
|
|
|
|
if (cascade_irq != NO_IRQ)
|
|
generic_handle_irq(cascade_irq);
|
|
}
|
|
|
|
static inline void qe_ic_cascade_low_mpic(unsigned int irq,
|
|
struct irq_desc *desc)
|
|
{
|
|
struct qe_ic *qe_ic = desc->handler_data;
|
|
unsigned int cascade_irq = qe_ic_get_low_irq(qe_ic);
|
|
|
|
if (cascade_irq != NO_IRQ)
|
|
generic_handle_irq(cascade_irq);
|
|
|
|
desc->chip->eoi(irq);
|
|
}
|
|
|
|
static inline void qe_ic_cascade_high_mpic(unsigned int irq,
|
|
struct irq_desc *desc)
|
|
{
|
|
struct qe_ic *qe_ic = desc->handler_data;
|
|
unsigned int cascade_irq = qe_ic_get_high_irq(qe_ic);
|
|
|
|
if (cascade_irq != NO_IRQ)
|
|
generic_handle_irq(cascade_irq);
|
|
|
|
desc->chip->eoi(irq);
|
|
}
|
|
|
|
static inline void qe_ic_cascade_muxed_mpic(unsigned int irq,
|
|
struct irq_desc *desc)
|
|
{
|
|
struct qe_ic *qe_ic = desc->handler_data;
|
|
unsigned int cascade_irq;
|
|
|
|
cascade_irq = qe_ic_get_high_irq(qe_ic);
|
|
if (cascade_irq == NO_IRQ)
|
|
cascade_irq = qe_ic_get_low_irq(qe_ic);
|
|
|
|
if (cascade_irq != NO_IRQ)
|
|
generic_handle_irq(cascade_irq);
|
|
|
|
desc->chip->eoi(irq);
|
|
}
|
|
|
|
#endif /* _ASM_POWERPC_QE_IC_H */
|