mirror of
https://github.com/torvalds/linux.git
synced 2024-11-16 09:02:00 +00:00
f19baaeaad
Add the Intel 5000 southbridge (aka Intel 6310/6311/6321ESB) PCIe ports and the Intel E30x0 chipsets to the whitelist of aligned PCIe completion. Signed-off-by: Brice Goglin <brice@myri.com> Signed-off-by: Jeff Garzik <jeff@garzik.org> |
||
---|---|---|
.. | ||
Makefile | ||
myri10ge_mcp_gen_header.h | ||
myri10ge_mcp.h | ||
myri10ge.c |