mirror of
https://github.com/torvalds/linux.git
synced 2024-12-30 14:52:05 +00:00
f2b04cd219
radeon: make PCI GART aperture size variable, but making table size variable This is precursor to getting a TTM backend for this stuff, and also allows the PCI table to be allocated at fb 0 radeon: add support for reverse engineered xpress200m The IGPGART setup code was traced using mmio-trace on fglrx by myself and Phillip Ezolt <phillipezolt@gmail.com> on dri-devel. This code doesn't let the 3D driver work properly as the card has no vertex shader support. Thanks to Matthew Garrett + Ubuntu for providing me some hardware to do this work on. Signed-off-by: Dave Airlie <airlied@linux.ie>
231 lines
5.9 KiB
C
231 lines
5.9 KiB
C
/**
|
|
* \file ati_pcigart.c
|
|
* ATI PCI GART support
|
|
*
|
|
* \author Gareth Hughes <gareth@valinux.com>
|
|
*/
|
|
|
|
/*
|
|
* Created: Wed Dec 13 21:52:19 2000 by gareth@valinux.com
|
|
*
|
|
* Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
|
|
* All Rights Reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include "drmP.h"
|
|
|
|
# define ATI_PCIGART_PAGE_SIZE 4096 /**< PCI GART page size */
|
|
|
|
static void *drm_ati_alloc_pcigart_table(int order)
|
|
{
|
|
unsigned long address;
|
|
struct page *page;
|
|
int i;
|
|
|
|
DRM_DEBUG("%s: alloc %d order\n", __FUNCTION__, order);
|
|
|
|
address = __get_free_pages(GFP_KERNEL | __GFP_COMP,
|
|
order);
|
|
if (address == 0UL) {
|
|
return NULL;
|
|
}
|
|
|
|
page = virt_to_page(address);
|
|
|
|
for (i = 0; i < order; i++, page++)
|
|
SetPageReserved(page);
|
|
|
|
DRM_DEBUG("%s: returning 0x%08lx\n", __FUNCTION__, address);
|
|
return (void *)address;
|
|
}
|
|
|
|
static void drm_ati_free_pcigart_table(void *address, int order)
|
|
{
|
|
struct page *page;
|
|
int i;
|
|
int num_pages = 1 << order;
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
|
|
|
page = virt_to_page((unsigned long)address);
|
|
|
|
for (i = 0; i < num_pages; i++, page++)
|
|
ClearPageReserved(page);
|
|
|
|
free_pages((unsigned long)address, order);
|
|
}
|
|
|
|
int drm_ati_pcigart_cleanup(drm_device_t *dev, drm_ati_pcigart_info *gart_info)
|
|
{
|
|
drm_sg_mem_t *entry = dev->sg;
|
|
unsigned long pages;
|
|
int i;
|
|
int order;
|
|
int num_pages, max_pages;
|
|
|
|
/* we need to support large memory configurations */
|
|
if (!entry) {
|
|
DRM_ERROR("no scatter/gather memory!\n");
|
|
return 0;
|
|
}
|
|
|
|
order = drm_order((gart_info->table_size + (PAGE_SIZE-1)) / PAGE_SIZE);
|
|
num_pages = 1 << order;
|
|
|
|
if (gart_info->bus_addr) {
|
|
if (gart_info->gart_table_location == DRM_ATI_GART_MAIN) {
|
|
pci_unmap_single(dev->pdev, gart_info->bus_addr,
|
|
num_pages * PAGE_SIZE,
|
|
PCI_DMA_TODEVICE);
|
|
}
|
|
|
|
max_pages = (gart_info->table_size / sizeof(u32));
|
|
pages = (entry->pages <= max_pages)
|
|
? entry->pages : max_pages;
|
|
|
|
for (i = 0; i < pages; i++) {
|
|
if (!entry->busaddr[i])
|
|
break;
|
|
pci_unmap_single(dev->pdev, entry->busaddr[i],
|
|
PAGE_SIZE, PCI_DMA_TODEVICE);
|
|
}
|
|
|
|
if (gart_info->gart_table_location == DRM_ATI_GART_MAIN)
|
|
gart_info->bus_addr = 0;
|
|
}
|
|
|
|
if (gart_info->gart_table_location == DRM_ATI_GART_MAIN
|
|
&& gart_info->addr) {
|
|
drm_ati_free_pcigart_table(gart_info->addr, order);
|
|
gart_info->addr = NULL;
|
|
}
|
|
|
|
return 1;
|
|
}
|
|
EXPORT_SYMBOL(drm_ati_pcigart_cleanup);
|
|
|
|
int drm_ati_pcigart_init(drm_device_t *dev, drm_ati_pcigart_info *gart_info)
|
|
{
|
|
drm_sg_mem_t *entry = dev->sg;
|
|
void *address = NULL;
|
|
unsigned long pages;
|
|
u32 *pci_gart, page_base, bus_address = 0;
|
|
int i, j, ret = 0;
|
|
int order;
|
|
int max_pages;
|
|
int num_pages;
|
|
|
|
if (!entry) {
|
|
DRM_ERROR("no scatter/gather memory!\n");
|
|
goto done;
|
|
}
|
|
|
|
if (gart_info->gart_table_location == DRM_ATI_GART_MAIN) {
|
|
DRM_DEBUG("PCI: no table in VRAM: using normal RAM\n");
|
|
|
|
order = drm_order((gart_info->table_size +
|
|
(PAGE_SIZE-1)) / PAGE_SIZE);
|
|
num_pages = 1 << order;
|
|
address = drm_ati_alloc_pcigart_table(order);
|
|
if (!address) {
|
|
DRM_ERROR("cannot allocate PCI GART page!\n");
|
|
goto done;
|
|
}
|
|
|
|
if (!dev->pdev) {
|
|
DRM_ERROR("PCI device unknown!\n");
|
|
goto done;
|
|
}
|
|
|
|
bus_address = pci_map_single(dev->pdev, address,
|
|
num_pages * PAGE_SIZE,
|
|
PCI_DMA_TODEVICE);
|
|
if (bus_address == 0) {
|
|
DRM_ERROR("unable to map PCIGART pages!\n");
|
|
order = drm_order((gart_info->table_size +
|
|
(PAGE_SIZE-1)) / PAGE_SIZE);
|
|
drm_ati_free_pcigart_table(address, order);
|
|
address = NULL;
|
|
goto done;
|
|
}
|
|
} else {
|
|
address = gart_info->addr;
|
|
bus_address = gart_info->bus_addr;
|
|
DRM_DEBUG("PCI: Gart Table: VRAM %08X mapped at %08lX\n",
|
|
bus_address, (unsigned long)address);
|
|
}
|
|
|
|
pci_gart = (u32 *) address;
|
|
|
|
max_pages = (gart_info->table_size / sizeof(u32));
|
|
pages = (entry->pages <= max_pages)
|
|
? entry->pages : max_pages;
|
|
|
|
memset(pci_gart, 0, max_pages * sizeof(u32));
|
|
|
|
for (i = 0; i < pages; i++) {
|
|
/* we need to support large memory configurations */
|
|
entry->busaddr[i] = pci_map_single(dev->pdev,
|
|
page_address(entry->
|
|
pagelist[i]),
|
|
PAGE_SIZE, PCI_DMA_TODEVICE);
|
|
if (entry->busaddr[i] == 0) {
|
|
DRM_ERROR("unable to map PCIGART pages!\n");
|
|
drm_ati_pcigart_cleanup(dev, gart_info);
|
|
address = NULL;
|
|
bus_address = 0;
|
|
goto done;
|
|
}
|
|
page_base = (u32) entry->busaddr[i];
|
|
|
|
for (j = 0; j < (PAGE_SIZE / ATI_PCIGART_PAGE_SIZE); j++) {
|
|
switch(gart_info->gart_reg_if) {
|
|
case DRM_ATI_GART_IGP:
|
|
*pci_gart = cpu_to_le32((page_base) | 0xc);
|
|
break;
|
|
case DRM_ATI_GART_PCIE:
|
|
*pci_gart = cpu_to_le32((page_base >> 8) | 0xc);
|
|
break;
|
|
default:
|
|
case DRM_ATI_GART_PCI:
|
|
*pci_gart = cpu_to_le32(page_base);
|
|
break;
|
|
}
|
|
pci_gart++;
|
|
page_base += ATI_PCIGART_PAGE_SIZE;
|
|
}
|
|
}
|
|
|
|
ret = 1;
|
|
|
|
#if defined(__i386__) || defined(__x86_64__)
|
|
wbinvd();
|
|
#else
|
|
mb();
|
|
#endif
|
|
|
|
done:
|
|
gart_info->addr = address;
|
|
gart_info->bus_addr = bus_address;
|
|
return ret;
|
|
}
|
|
EXPORT_SYMBOL(drm_ati_pcigart_init);
|